EXPERIMENT NO. 1

AIM: Introduction to Xilinx ISE Simulator

THEORY:

Getting Started with Xilinx ISE



After installing Xilinx ISE 14.7 software, double click on above desktop icon which is called ISE Project Navigator then below window will appear.



The Project Navigator window consist of four panes:

A source pane that shows the organization of the source files that make up your design. There are four tabs so you can view the functional modules, source files, different snapshots (or versions) of your project, or the HDL libraries for your project.

A process pane that lists the various operations you can perform on a given object in the source pane.

A transcript pane that displays the various messages from the currently running process.

An editor pane where you can enter HDL code, schematics, state diagrams, etc.

ISE Project Navigator (P.20131013) - G:\DSD\gate.	s\ga	tes.xise - [Design Summary]									- 0 - X	٤
∑ File Edit View Project Source Process	То	ols Window Layout Help									- 6	X
ର 🗶 🗊 🖉 🐇 🖉 🖥 🗑	:	» /# /# (\$) (\$) /# 🗟 [🖉 🖷 🗖	🖻 🌽 🍋 🕨 🗅	*	7							
Design + Li a' X	%	Design Overview				gatexor Pro	oject Sta	tus				
View: O Provide Implementation O Provide Simulation	0	DIOB Properties	Project File:		gates.xise		Parser I	Errors:		No Errors		
Behavioral	ă	D Module Level Utilization	Module Name:		gatexor		Implem	entation State:		Synthesized		1
Hierarchy	-	- Pinout Report	Target Device:		xc6slx16-3csg32	24	•	Errors:		No Errors		
gates	Ω	- Clock Report	Product Version:		ISE 14.7		•\	Warnings:		No Warnings		
📋 🖨 🔚 abc - behavior (abc.vhd)	HTHE	Errors and Warnings	Design Goal:		Balanced		• 1	Routing Results:				
🛀 🔛 uut - gatexor - Behavioral (gate	3	Parser Messages	Design Strategy:		<u>Xilinx Default (ur</u>	nlocked)	•1	Timing Constrain	its:			
	A	Synthesis Messages	Environment:		System Settings		•1	Final Timing Sco	re:			Ξ
Sources Window		Iranslation Messages		Editor	Window/ We	orkspace						
		Place and Route Messages			Device U	tilization Summary (e	stimated	d values)			Ŀ	
		Bitgen Messages	Logic Utilization			Used	Av	railable	Utiliza	tion		
No Processes Running		All Implementation Messages	Number of Slice LUTs				1		9112		0%	
Processes: uut - gatexor - Behavioral		Detailed Reports Synthesis Report	Number of fully used LUT-FF	pairs	airs		0	0 1			0%	
🛒 🖮 🎾 🔤 ISim Simulator		Translation Donort	Number of bonded IOBs				3 232			1%		
Behavioral Check Syntax		Design Properties										
		Optional Design Summary Contents	Detailed Report				ts				E	
ш —		Show Clock Report	Report Name		Status	Generated		Errors	Warnings	Infos		1
Processes Window		Show Warnings	Synthesis Report		Current	Sat Feb 8 13:41:08 2	020	0	0	0		1
		Show Errors	Translation Report									1
			Map Report									1
Churt RC During In Eles D Librarian	254	Derine Court	Disco and Douto Doport									1 *
Files Libraries	1	Design Summ	hary		<u> </u>							
Console	Console ↔ □ 6 ×											
DINFO:HDLCompiler:1061 - Parsing V DINFO:ProjectMont - Parsing design	HDI hi	file "G:/DSD/gates/gatexor.vhd"	into library work		_							^
Launching Design Summary/Report Viewer												
												-
	1.)	•
📗 Console 🔽 Errors 🔝 Warnings 🙀 Find in Files Results												

For creating new project first go to File Menu and close previous project.

Then below window will appear

ISE Project Navigator (P.20131013)	
File Edit View Project Source Process Tools Window Layout Help	
国家の代表 「日日×日日×日日×日本日本日本日本日本日本日本日本日本日本日本日本日本日本日本	3808 / X > X / Y
Start ++ C & ×	
Welcome to the ISE® Design Suite	
Project commands	
Open Project Project Browser	
New Project Open Example	
Recent projects	
Double click on a project in the list below to open	
tejas	
teja	
sanjana	
Additional resources	
Tutorials on the Web	
Design Resources Application Notes	
Find in Files Results	** D Ø X
No Casedo Darulte	
🚱 📜 🝳 🏉 📣 🖳 🍃	P 😭 🕴 12:20 AM 1/1/2005

To create a new project:

Select New Project. The New Project Wizard appears

In the Name field, enter your project name and enter the location where you want to create the project in the Location field (NOTE: don't use c drive or desktop). In the Top-Level Source Type select HDL and click Next.

🍃 New Project	Wizard	
Create New Pro	ject	
Specify project location	n and type. ons, and comment for	or the project
Name:	gates	
Location:	G:\DSD\gates	
Working Directory: Description:	G: \DSD \gates	
Select the type of to Top-level source typ HDL	p-level source for the	e project
More Info		Next Cancel

Click on Next then below window will appear

New Project Wizard			
Project Settings			
Specify device and project properties.			
Select the device and design flow for the p	oject		
Property Name	Value		
Evaluation Development Board	None Specified		-
Product Category	All	-	-
Family	Spartan6		-
Device	XC6SLX16	-	-
Package	CSG324		-
Speed	-3	-	•
Top-Level Source Type	HDL		r.
Synthesis Tool	XST (VHDL/Verilog)		r
Simulator	ISim (VHDL/Verilog)		·
Preferred Language	VHDL		•
Property Specification in Project File	Store all values		•
Manual Compile Order			
VHDL Source Analysis Standard	VHDL-93		•
Enable Message Filtering			
Aore Info		Next Cance	-

A Device properties window given in Figure will appear. Fill in the properties in the table as shown below:

Product Category: All

☞Family: Spartan6

Device: XC6SLX16

☞Package: CSG324

Speed Grade: -3

Top-Level Source Type: HDL

Synthesis Tool: XST (VHDL/Verilog)

Simulator: ISim (VHDL/Verilog)

Preferred Language: VHDL

Click on Next then below window will appear which contains all the summary of our Project Wizard.

	×
S New Project Wizard	
Project Summary	
Project Navigator will create a new project with the following specifications.	
Project:	^
Project Name: gates	
Project Path: G:\DSD\gates	
Working Directory: G:\DSD\gates	
Description:	
Top Level Source Type: HDL	
Device:	
Device Family: Spartan6	
Device: xc6slx16	=
Package: csg324	
Speed: -3	
Top-Level Source Type: HDL	
Synthesis Tool: XST (VHDL/Verilog)	
Simulator: ISim (VHDL/Verilog)	
Preferred Language: VHDL	
Property Specification in Project File: Store all values	
Manual Compile Order: false	
VHDL Source Analysis Standard: VHDL-93 Click on Finish	
	-
Maggaga Filtering, digabled	
More Info Finish Cance	el 🛛

Click on Finish then below window will appear.

After that select FPGA IC symbol and write click on that. Then click on New Source

> 19	E Project Navigator (P.20131013) - G:\D	SD/gates/gates.xise	- 0
File	Edit View Project Source Pro	icess Tools Window Layout Help	
	🖻 🖬 🚳 🕹 🕅 🗙 🖻 🖻 🗙	9 04 × 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Desig	jn ↔□		
	View: 💿 🄯 Implementation 🔘 🔜 Simu	lation	
a	Hierarchy	Write Click on IC Symbol	
	🖨 🛄 xc6slx16-3csg324		
	Empty View	Click on New Source.	
	The view currently contains no file	All Add Source	
	You can add files to the project using the toolbar at left, command	a 🗿 Add Copy of Source	
	from the Project menu, and by using the Design, Files, and	Manual Compile Order	
	Libraries panels.	▶ Implement Top Module	
		File/Path Display	
	No Processes Running	Expand All	
91	No single design module is selected.	Collapse All	
91	🗄 🎾 Design Utilities	K Find Ctrl+F	
30		Design Properties	
>	Start Design Tiles C Lib	vraries	
Cons	ole		
Cons	ole		

Create New Source window given in Figure- will appear. Select VHDL module, and specify the file name in appropriate field as shown in figure- and Click Next.

New Source Wizard	
Select Source Type, file name and its location. Select source type, file name and its location. P (CORE Generator & Architecture Wizard) Schematic System Generator Project User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor	File name: Give File Name gatexor Location: G:\pSD\gates\ipcore_dir
More Info Click	on Next Cancel

In the Define Module specify I/O port name and direction. Click Next button to display Summary and click Finish.

LSB

*

Ξ

÷

Cancel

x

(Source Wizard					
	Define Module Specify ports for module.	inge arch	itecture	name f	rom here.	
Ir	Architecture name Behavioral					
ľ	Port Name	Dir	ection	Bus	MSB	
	A	in	-			
	В	in	-			
	Z	out	-			
		in	-			
		in	-			
		in	-			
	Select input and output according to	in				

				×
New Source V	Vizard			
Summary				
Project Navigator will cre	eate a new skeleton so	urce with the following specifi	cations.	
Add to Project: Yes		2 .		
Source Directory: G:\DSE)gates			
Source Type: VHDL Modu Source Name: gatexor.vh	ie nd			
Architecture name: Beha	vioral			
Port Definitions:				
B	Pin Pin	in		
z	Pin	out		
L				
More Info			Einish	Cancel
				Cancer

in

in

in

in

Click on next

-

-

-

-

Next

Newly created Source will appear as gatexor.vhd

Program requirement

More Info



Write your program in Archetecture Body after "begin" then Save it & Check Syntax.



Double Click on View RTL Schematic



After that below window will appear then Choose second checkbox and click on ok.

ISE Project Navigator (P.20131013) - G:\DSD\gates\gates.xise - [gatexor.vhd]	
😭 File Edit View Project Source Process Tools Window Layout	: Help
□ ≥ 目前 ≥ 火口口× □ マ × アクタタノ) 🖸 🖂 🗄 🖬 📼 🥬 🛠 🕨 🗴 🛠 🛛 🖓
Design ↔ □ ♂ ×	
View: Vi	
E Hierarchy 20 library	
21 use IEEE	Set RTI/Tech Viewer Startup Mode
di	
📅 🛄 🚮 gatexor - Behavioral (gatexor.vh 📃 24 arithm	
(I) 25use IEI	Select how the RTL/Tech Viewer behaves when it is initially invoked
26	Startup mode
27 Uncom	Contractive the Sectore Menod
28 any X	Start with the Explorer Wizard
- 25	In this mode, the Explorer Wizard is the initial screen, and allows
31	you to select the elements that you want to see on the initial
Image: Section of the section of	schematic
Running: View RTL Schematic	
	 Start with a schematic of the top-level block
Processes: gatexor - Behavioral 36 end gate:	In this mode, the Explorer Wizard is bypassed and an initial
Design Summary/Reports 37	schematic is created with only the top-level block displayed. You can
Design Utilities 38 architect	then use the logic expansion capabilities of the Viewer to start
39	expanding from the top-level block
View RTL Schematic	
View Technology Schematic 42 7 <= A xr	
Check Syntax 43	You can also change the startup mode by selecting Edit->Preferences under
Generate Post-Synthesis Si 44 end Behav	the RTL/Tech Viewer page
Generate Programming File	
Configure Target Device	
Start Casign Chies Casign	Show this dialog on startup
Console	
Process "Synthesize - XST" completed successfully	

Started : "Launching RTL Schematic Viewer for gatexor.ngr".

9

RTL Schematic Window:

ISE Project Navigator (P.20131013) - G:\DSD\gates\gates.xise - [gatexor (RTL2)]			
🛃 File Edit View Project Source Process Tools Window Layout I	Help		_ 8 ×
🗋 🔊 🗟 🚳 🕹 🐰 🗋 🗇 🗙 📁 🖓 🖉 🖉 🖉) 🖂 🖻 🗆 🖻 🔑 K? 🕨	x 🛠 💡	
Design ↔ □	r zeem te full view		
View:	r zoom to ruit view		1
J Hierarchy			
👔 🕂 🗑 gates			
atexor - Behavioral (gatexor.vb		notor	
		yalexul	
	A	7	
< <u> </u>	_		
No Processes Running	<u> </u>		 1.Double Click here for
Reserver antever Rehavioral			Signal/ Internal Diagram
Processes: gatexor - benavioral			
💥 🕒 🎽 Design Utilities			
The Section of the se		a atawa a	
View RTL Schematic		datexor	
View Technology Schematic		9	
Check Syntax			
Implement Design			
Generate Programming File			
Start 🗠 Design 🏠 Files 🚺 Libraries 📄 gatexor.vhd	🗵 🛛 🗵 🛛 Design Summar	y (Synthesized) 🛛 😒 gatexor (RTL2)	
View by Category			+□ ₽ ×
Design Objects of Top Level Block		Properties: (No	Selection)
Instances A Pins A	Signals	Name Va	lue
💑 gatexor			
Console 🙆 Errors 🔥 Warnings 🕅 Find in Files Results IIII View by C	ategory		

Double click on Block Diagram then internal diagram will appear..

We can also check Technology Schematic by choosing below option of View RTL schematic in Process Window. Here we can see Schematic, Symbol, Equation and K-map by double clicking on Xor Symbol.



Click the Simulation Check Box then Right Click on VHDL File Name.

> I	SE Pro	oject N	Vavigato	r (P.20131	1013) - G:\E	DSD\gat	es\gates.	xise - [gatex	or (RTL2)]	
2 I	File	Edit	View	Project	Source	Process	; Tools	Window	Layout	Help
) 🦻		1	1 X C		50	>>	/P /P 😕) 🥦 🏸	2 🔁 🖻
Desig	gn				↔ [- 8 ×				
1	View	0	💁 Impler	mentation	Sim	ulation	$\mathbf{\Sigma}$			
6	Beha	vioral				-	**			
8	Hier	archy								
		🔄 ga	tes	224						
			gatexo	sg324	oral (gatex)	or vie	<0			
6							New Sou	Jrce		
		Rig	ht Click	< 🕈		6	Add Sou	irce		🔺 Click on
-						6	Add Cop	oy of Source		New Sou
							Open			
						4	Remove			
							Manual	Campaila Or		
	C2	NO PR	DCESSES R	unning			Set as To	e Modulo	uer	
Ĩ.Ü	Proc	esses:	gatexor	- Behavio	ral	00	SmartGu	ide		
핏		2	ISim Sin	nulator	eck Suntay	. —	Smartou	inde		-
90			Sim	ulate Beha	avioral Mod	del	File/Path	n Display	•	
			_				Expand A	AII		
							Collapse	All		
						645	Find		Ctrl+F	
							Design D			-
						5	Cerrent D	roperties		
>	Star	t End	Design	E F	iles 🗋 🗋 I	ibraries	Source P	roperties	atexor vbr	
1.0	1.5		, ocargin			2. 2. 23				

Create VHDL Test Bench by selecting New Source Wizard and name it

JSE Project Navigator (P.20131013) - G:\DSD\gates\gates.xise - [gate	xor (RTL2)]		- 0 ×
📓 File Edit View Project Source Process Tools Window	Layout Help		_ <i>8</i> ×
🚺 ờ 🖩 🗿 🥾 🕺 🖬 🖾 🗙 🐚 😭 😽 🤌 🖉	8 🙉 🏓 🗟 🥅 🖻 🗄 🖬 🖻 🎤 ஜ 🕨	• 🗵 🗶 🛛 🖓	
Design ↔ □ & ×			
📑 View: 🔘 🏟 Implementation 💿 🔝 Simulation 🙀	· · · · · · · · · · · · · · · · · · ·		
Behavioral			
Hierarchy **			
🗖 🔚 🔄 gates 🗈	New Source Wizard	antovor	
costs/16-3csg324			
	Select Source Type		
C3	Select source type, file name and its location.		
	🔛 BMM File		
	ChipScope Definition and Connection File		-
	IP (CORE Generator & Architecture Wizard)		
	强 MEM File		
No Processes Running	Schematic System Generator Project	File name:	
Processes: gatexor - Behavioral	User Document	abc	
💥 🖻 🎽 ISim Simulator 🔇	Verilog Module	Location:	
Behavioral Check Syntax	Verilog Test Fixture	Culpepliantes	
VI Simulate Benavioral Middel	VHDL Library	G: (ps) gates	
	P VHDL Package		
	W VHDL Test Bench		
	2 Embedded Processor		
		Add to project	
> Start 🖻 Design 🖺 Files 🚺 Libraries	More Info	Next Cancel	
View by Category			+ □ ₽ ×
Design Objects of Top Le	vel Block	Propertie	s: (No Selection)
Instances Pins	Signals	Name	▼ Value
A gatexor			
📋 Console 🔇 Errors 🔬 Warnings 🕅 Find in Files Results 🚦	View by Category		

ISE Brojert Naviostor (2 20131013) - 60/050/pate/pate/pate/size	a x
I E File file View Driver Course Course Window Lawret Hab	E X
Design ↔ □ Ø × ∉ 1	~
Implementation ● Implementation ● Implementation ■ 2 Company:	
Behavioral - Engineer:	
Hierarchy 5 Create Date: 14:11:05 02/08/2020	-
gates 6 Design Name:	=
📩 🖨 🕼 xc5skl6-3csg324 7 Module Name: G:/DSD/gates/abc.vhd	
B - Project Name: gates	
- larget Device:	
22 Solart this File (2) 10 - Description:	
Selections me	
T 13 VHDL Test Bench Created by ISE for module: gatexor	
× 14	
15 Dependencies:	
No Processes Running	
W Province of a start Patricel 18 Revision 0.01 - File Created	
11 Process aut gatexor Benavioral 19 Additional Comments:	
Bin simulator 20	
31 - Notes:	
22 This testbench has been automatically generated using types std logic and	
Double Click 24 that these twee always be used for the ton-level 1/0 of a design in order	
25 to guarantee that the testbench will bind correctly to the post-implementation	
26 simulation model.	
27	
28 LIBRARY isee;	-
	•
🥜 Start 🛱 Design 🚺 Files 🚺 Libraries 📋 gatexor.vhd 📧 🔊 Design Summary (Synthesized) 📧 🔄 gatexor (RTL2) 😰 🚊 abc.bmm 🗵 📋 abc.vhd 🗵	
View by Category	⇔⊡₽×
Design Objects of Top Level Block Properties: (No Selection)	
Instances A Pins A Signals A Name Vulue	
atexor	
Console Strors 🔊 Warming 🐼 Find in Files Results 📖 View by Category	

Check Syntax of new file generated by Test-bench Module

Change the value which is undefined by right clicking on it. Go to Force Constant. Give value according to truth table. Click on Run then output will appear.



				A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER		
File Edit View Simulation Win	dow Layout Help					_ <i>B</i> ×
🗋 ờ 🖬 🕾 🖁 🖉 🖎 🖄) 🗠 (a) (A) 🔀 (🔳 🖻 🎤 K?	🏓 🔎 🗩 🍺 🖉 🏓 🍺 👘	📘 💽 🕨 🔀 1.00us 💌 🔙 🗔 Re-launch	
Instances and Processes ↔ □ & ×	Objects	+□ ₽ >	< 🗩		1,000,000 ps	A
	Simulation Objects for g	gatexor				
	THEFT	13 🔛	Name	Value 999,997 ps 999,998 ps	999,999 ps 1,000,000 ps 1,000,001 ps	1,000,002 ps 1,000,003 ps 1
Instance and Process Name D	Ohiost Name	Value	🚰 Цаа	υ		
std logic 1154 gi	10 s	value	- l <mark>la</mark> b	U		
Juliogic_1104	u b	U	🧐 🛛 🖸 Z	Ŭ		
	lla z	υ	(1)	Force Selected Signal		
			19	Enter parameters below to for	rce the signal to a constant	
			2	value. Assignments made from	m within HDL code or any	
			1	previously applied constant or	clock force will be	
			1¢~	overnaden.		
			A.	Signal Name:	/gatexor/a	
				Value Radix	Binary	
			21	Force to Value:	1	
				Starting at Time Offset:	0	
				Cancel after Time Offset:		
				OK Cancel	Apply Help	
۰			- F	< - > <		
A Instanc 🛗 Memory 🚬 Source	 ■ 	•		Default.wcfg		
Console						↔□∄×
ISim P.20131013 (signature 0x8ef4fb42)						
This is a Full version of ISim.						
Simulator is doing circuit initialization process.						
Finished circuit initialization process.						
Dillo						
	Braskosinte 🔀 Find	in Eller Parulte	Search Regulte			
Compilador Edg			Search Kesults			
ISim (P.20131013) - [Default.wcfg]			_			
File Edit View Simulation Win	idow Layout Help					
🗋 ờ 🛃 🕹 🐰 🗈 🗅 🗙 🔇			- D. D.	Run		_ 8 ×
) ⊂ (A) 🕅		🗆 🖻 🎤 K?	Run 🍠 🔎 🎉 🏓 🗟 🗄 🗠 🔺 👘 প	'i S ▶ J 1.00us ▼ 🚝 😡 Re-launch	X
Instances and Processes ↔ □ ♂ ×	Objects	↓ ↑ 🐼 📑 🗖 ← 🛚 🗗 →	· 🗗 🔁 🎤 😽	Run 19 19 19 19 19 19 19 19 19 19 19 19 19 1	1 🖬 ▶ 🕅 1.00us 💌 🐙 😱 Re-launch 2.61	17772 us
Instances and Processes ↔ □ 문 ×	Objects Simulation Objects for c	↓ ↑ 🐼 📑 🗖 ↔ 🗆 🗗 > gatexor	□ ⊡ <i>₽</i> ₩?		n 1000s ▼ 4≣	17772 us
Instances and Processes ↔ □	Objects Simulation Objects for G	↓ ↑ ② → □ ₽ > gatexor	□ ⊡	Run	' ■ ▶ ¥ 1.00.6 ▼ 5 @Re-launch 2.6	17772 us
Instances and Processes +	Objects Simulation Objects for G	↓ ↑ ② ि = = atexor Value	□ ⊡ ≯ №		i 1 ■ 2000s ▼ 5 11 @Re-isundh 26	17772 us
Instances and Processes ++ □ ♂ × Instance and Process Name D Instance and Process Name C Instance and Process Name C Instance and Process Name C	Objects Objects Vame Object Name	atexor Value 0	■ ➡ ≁ ペ → Name ■ → ■ ■ ■ ■ ■ ■ ■ ■ ■ ■		1	17772 us A
Instances and Processes ↔ □ ♂ ★ Instance and Process Name D Instance and Process Name D Instance and Process Name G ★ G	Objects Objects for g Object Name Object Name		□ □ / k? / / Name ↓ a ↓ b @ ↓ z @	Run # P P P Image: Constraint of the second s	1	17772 us
Instances and Processes \leftrightarrow C δ × Note: δ C δ C C δ Instance and Process Name D D C C C C C C C C C C	by cal A A A Objects Simulation Objects for g Object Name a b z		Image: Second	Run P P P P	1	17772us
Instances and Processes \leftrightarrow \bigcirc $@$ $<$ \checkmark \bigcirc $@$ $<$ \checkmark \bigcirc	by call All All All All All All All All All		Image: Second	B B Image: Constraint of the second	i 🗈 🕨 2 1.00.s 👽 🖓 II 🧔 Re-launch 26 15	17772 US
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	b cal Ma Ka Objects Simulation Objects for g Object Name a b b z	→ □ ♂ > gatexor Value 0 0 0 0	□ □ ↓ № ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Run <i>p p p p p p p p p p</i>	i ∎ ▶,2 1.00.s ♥ ♥ @ Re-isund) 2.6 15	17772 us A
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Objects Simulation Objects for g Object Name Dig a Dig z	↓ ↑ ② ← ⊖ 5 > patexor Value 0 0 0	Image: Point of the second	Run P P P P P P P P P P P P P P P P P P P	1 1 100us V VI Re-laundh 2.6 15	17772 us A A A A A A A A A A A A A A A A A A
Instances and Processes \leftrightarrow \bigcirc $ { 6 }$ X instance and Processe Xame b \bigcirc ${ 6 }$ States Vame b \bigcirc ${ 6 }$ States Vame c \odot Std_logic_1164 Std_logic_	Image: Simulation Objects Simulation Objects for g Object Name Image: Department of the general sector of the general s	++ C C 2 gatewor Volue 0 0 0	Image: Second	Run P	1 1 2.6 1.00.6 1 52 1.00.6 2.6 15 2.6 15 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6	17772 us A
Instances and Processes \leftrightarrow \bigcirc $@$ $<$ \checkmark \bigcirc $@$ $<$ \checkmark \bigcirc $@$ $<$ \bigcirc	Objects Simulation Objects for (Object Name Discussion objects for (Discussion objects for (D	ala a a a a a a a a a a a a a a a a a a	□ ♪ ½ ∅ ↓ ↓ ∅ ↓ ↓ ∅ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	B B <th>I I I I I I I I I I I I I I I I I I I</th> <th>17772us</th>	I I I I I I I I I I I I I I I I I I I	17772us
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Image: Second		□ ● / / / / / / / / / /	Run p p p p 1 a to tr t to tr to tr to tr to tr to tr t to tr	I COUS VE II Reland I COUS VE II Reland US 2us We can move cursor for values at different times	17772 us A
Instances and Processes \leftrightarrow \bigcirc $ d$ × \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc Instance and Process Name \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc	Image: Simulation Objects Simulation Objects for p Object Name B B B B B B B B Column 1 Column 2	U 1 20 Parts → C Parts patewor Value 0 0 0 0	□ ♪ № № ↓ ↓ № № № ↓	Run P	Us 1.00us v v II Re-laund Us 2.6 We can move cutsor for values at different times	17772 us
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Image: Simulation Objects Objects Simulation Objects for Object Name Image: Object N	++ C C S gatewor Value 0 0 0	Image: Second	B I E I E I	1 1 10005 10005 11 Reland	17772 US
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Image: Simulation Objects for plants Object Name Image: Simulation Objects for plants Object Name Image: Simulation Objects for plants Image: Simulation Objects for plants <td< th=""><th>U 1 20 Parts → D 7 3 patexor Value 0 0 0 0 0</th><th>▶ ▶ № № ▶ № № № № ▶ № № № № № ▶ №</th><th>Run p p p p p + + + + + + +</th><th>I I I I I I I I I I I I I I I I I I I</th><th>17772 us</th></td<>	U 1 20 Parts → D 7 3 patexor Value 0 0 0 0 0	▶ ▶ № № ▶ № № № № ▶ № № № № № ▶ №	Run p p p p p + + + + + + +	I I I I I I I I I I I I I I I I I I I	17772 us
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Image: Second	U 1 20 1 00 1 00 1 00 1 00 1 00 1 00 1 0	Image: Second	Run # # # # # * * * *	U Con move cut or for values at different times	17772 us A
Instances and Processes \leftrightarrow \bigcirc $ { 6 }$ X Instance and Processe Vame D $\flat = { gatexor } gatexor } gatexor $	Image: Simulation Objects Objects Simulation Objects for p Object Name Image: Display the point of	U 1 20 1 20 1 20 1 20 1 20 1 20 1 20 1 2	Image: Constraint of the second se	Run P<	Us 1.00us v v II Re-laund Us 2.6 We can move cursor for values at different times	17772 us A A A A A A A A A A A A A A A A A A
Instances and Processes + C & C C C C C C C C C C C C C C C C C C C	Image: Simulation Objects Object Simulation Objects for Object Name Object Name Image: Simulation Objects I	Value 0 0	Image: Constraint of the second se	Name 0 us 1 us 0 1 1 1 1 1 <	Us can move curror for values at different times	17772 US
Instances and Processes + C & C Instance and Processes + C & C Instance and Process Name D C gatewor G std logic 1164 st	Image: Simulation Objects for plants Object Name Image: Simulation Objects for plants Object Name Image: Simulation Objects for plants Image: Simulation Objects for plants <td< th=""><th>U 1 20 Parts apatexor Value 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>▶ ▶ № № ▼ ▶ № № № ▶ № № № № № ▶ №</th><th>With 2.617772 us</th><th>US Can move cursor for values at different times</th><th>17772 US </th></td<>	U 1 20 Parts apatexor Value 0 0 0 0 0 0 0 0 0 0 0 0 0	▶ ▶ № № ▼ ▶ № № № ▶ № № № № № ▶ №	With 2.617772 us	US Can move cursor for values at different times	17772 US

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 2

AIM: To simulate logic gates using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal computer.

THEORY:

Logic gates are classified in three categories as follows:

1. Basic gates (AND gate, OR gate, & NOT gate)

2. Universal gates (NAND gate and NOR gate)

3. Exclusive OR (Ex-OR) and Exclusive NOR (Ex-NOR) gate.

A) AND gate:

The **AND** gate is a basic digital logic gate that implements logical conjunction - it behaves according to the truth table shown below. A HIGH output (1) results only if all the inputs to the AND gate are HIGH (1). If none or not all inputs to the AND gate are HIGH, a LOW output results. The function can be extended to any number of inputs.

Table 2.1: Truth table of AND gate.

INPUT		OUTPUT
А	В	A AND B
0	0	0
0	1	0
1	0	0
1	1	1



Fig. 2.1: Symbol of AND gate.

B) OR gate:

The **OR gate** is a digital logic gate that implements logical disjunction – it behaves according to the truth table given below. A HIGH output (1) results if one or both the inputs to the gate are HIGH (1). If neither input is high, a LOW output (0) results. In another sense, the

function of OR effectively finds the *maximum* between two binary digits, just as the complementary AND function finds the *minimum*.

Table 2.2: Truth table of OR gate.

INP	UT	OUTPUT
А	В	A OR B
0	0	0
0	1	1
1	0	1
1	1	1



Fig. 2.2: Symbol of OR gate.

C) NOT gate:

In digital logic, an **inverter** or **NOT** gate is a logic gate which implements logical negation. The truth table is shown on the right.

Table 2.3: Truth table of NOT gate.

Input	Output
A	NOT A
0	1
1	0



Fig. 2.3: Symbol of NOT gate.

D) NAND gate:

In digital electronics, a **NAND gate** (**NOT-AND**) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results. The NAND gate is significant because any boolean

function can be implemented by using a combination of NAND gates. This property is called functional completeness. It shares this property with the NOR gate. Thus NAND and NOR are called as universal gates.

INP	UT	OUTPUT
А	В	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

Table 2.4: Truth table of NAND gate.



Fig. 2.4: Symbol of NAND gate.

E) NOR gate:

The **NOR gate** is a digital logic gate that implements logical NOR - it behaves according to the truth table given below. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. It can also in some senses be seen as the inverse of an AND gate. NOR is a functionally complete operation—NOR gates can be combined to generate any other logical function. It shares this property with the NAND gate. By contrast, the OR operator is *monotonic* as it can only change LOW to HIGH but not vice versa.

Table 2.5: Truth table of NOR gate.

INP	UT	OUTPUT
А	В	A NOR B
0	0	1
0	1	0
1	0	0
1	1	0



Fig. 2.5: Symbol of NOR gate.

F) EX-OR gate:

EX-OR gate is a digital logic gate that gives a true (1 or HIGH) output when the number of true inputs is odd. An EX-OR gate implements an exclusive or; that is, a true output results if one, and only one, of the inputs to the gate is true. If both inputs are false (0/LOW) or both are true, a false output results. EX-OR represents the inequality function, i.e., the output is true if the inputs are not alike otherwise the output is false. A way to remember EX-OR is "must have one or the other but not both".

EX-OR can also be viewed as addition modulo 2. As a result, EX-OR gates are used to implement binary addition in computers. A half adder consists of an EX-OR gate and an AND gate. Other uses include subtractors, comparators, and controlled inverters.

INPUT		OUTPUT
А	В	A EX-OR B
0	0	0
0	1	1
1	0	1
1	1	0

Table 2.6: Truth table of EX-OR gate.



Fig. 2.6: Symbol of EX-OR gate.

G) EX-NOR gate:

The **EX-NOR gate** is a digital logic gate whose function is the logical complement of the exclusive OR (EX-OR) gate. The two-input version implements logical equality, behaving according to the truth table to the right, and hence the gate is sometimes called an "equivalence gate". A high output (1) results if both of the inputs to the gate are the same. If one but not both inputs are high (1), a low output (0) results.

INPUT		OUTPUT		
А	В	A EX-NOR B		
0	0	0		
0	1	1		
1	0	1		
1	1	0		

Table 2.7: Truth table of EX-NOR gate.

Fig. 2.7: Symbol of EX-NOR gate.

PROGRAM:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity logicgates is
    Port ( a,b : in STD_LOGIC;
           y : out STD LOGIC VECTOR(6 downto 0));
end logicgates;
architecture Behavioral of logicgates is
begin
y(0) \le a AND b;
y(1) <= a OR b;
y(2) <= NOT a;
y(3) \le a NAND b;
y(4) \le a NOR b;
y(5) \le a XOR b;
y(6) \le a XNOR b;
end Behavioral;
```

RESULTS:



RTL Schematic of All Logic Gates

Stimulated Behavioral Model of All Logic Gates

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 3

AIM: Simulate half adder using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

An adder is a digital logic circuit in electronics that implements addition of numbers. The half adder circuit has two inputs: A and B, which add two input digits and generate a carry and sum. By using half adder, you can design simple addition with the help of logic gates.

Half Adder Truth Table

Inputs		Outputs		
А	В	Sum	Carry	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

Table 3.1: Truth Table of Half Adder

The reduced equation is given by

 $Sum = A \oplus B$

The half-adder is useful when you want to add one binary digit quantities. A way to develop two-binary digit adders would be to make a truth table and reduce it. When you want to make three binary digit adder, do it again. When you decide to make a four digit adder, do it again. The circuits would be fast, but development time is slow. Logic realization of half adder using gates is shown below.

Fig 3.1: Half adder using logic gates.

PROGRAM:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ha is
port (a,b : in std_logic;
sum ,carry : out std_logic);
end ha;
architecture hha of ha is
begin
sum <= a XOR b;
carry<= a AND b;
end hha;
```

RESULT:

RTL Schematic of Half Adder.

Stimulated Behavioral Model of Half Adder.

					<mark>3.684887</mark>	us
Name	Value	 1us	2 us	3 us		4 us
l <mark>a</mark> a	1					
Цд в	1					
ե <mark>տ</mark> sum	0					
埍 carry	1					

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 4

AIM: Simulate Full Adder using Following Modelling Styles of VHDL.

- 1. Dataflow modelling.
- 2. Behavioral modelling.
- 3. Structural modelling.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

This adder is difficult to implement than a half-adder. The difference between a halfadder and a full-adder is that the full-adder has three inputs and two outputs, whereas half adder has only two inputs and two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. When full-adder logic is designed, you string eight of them together to create a byte-wide adder and cascade the carry bit from one adder to the next. The output carry is designated as C-OUT and the normal output is designated as S.

Table 4.1 Truth Table of Full Adder.

	Inputs		Out	tputs
А	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Reduced logical expression is given by

 $Sum = A \oplus B \oplus Cin$

Cout= A.B+B.Cin+A.Cin

Logic realisation using gates is shown below

Fig 4.1: Full adder using logic gates.

Fig 4. 2: Full adder using half adder.

PROGRAM:

1. Using Dataflow modelling:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity fulladder is
    Port ( a,b,c : in STD_LOGIC;
        s,cy : out STD_LOGIC);
end fulladder;
architecture Behavioral of fulladder is
begin
s<= a XOR b XOR c;
cy<= (a AND b) OR (b AND c) OR (a AND c);</pre>
```

```
end Behavioral;
2. Using Behavioral modelling:
  library IEEE;
  use IEEE.STD LOGIC 1164.ALL;
  use IEEE.STD LOGIC ARITH.ALL;
  use IEEE.STD LOGIC UNSIGNED.ALL;
  entity fulladd is
       Port ( a : in STD LOGIC VECTOR(2 downto 0);
              s : out STD LOGIC VECTOR(1 downto 0));
  end fulladd;
  architecture Behavioral of fulladd is
  begin
  process(a)
  begin
  if (a="000") then s<="00";
  elsif (a="001") then s<="10";
  elsif (a="010") then s \le "10";
  elsif (a="011") then s<="01";
  elsif (a="100") then s<="10";
  elsif (a="101") then s<="01";
  elsif (a="110") then s<="01";
  else s<="11";</pre>
  end if;
  end process;
  end Behavioral;
3. Using Structural modelling:
  library IEEE;
```

use IEEE.STD_LOGIC_1164.ALL;

```
use IEEE.STD_LOGIC_ARITH.ALL;
```

use IEEE.STD LOGIC UNSIGNED.ALL;

```
entity ha is
port (a,b : in std logic;
sum ,carry : out std logic);
end ha;
architecture hha of ha is
begin
sum <= a XOR b;</pre>
carry<= a AND b;
end hha;
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity orgate is
port (a,b : in std logic;
y : out std logic);
end orgate;
architecture gate of orgate is
begin
y \leq a OR b;
end gate;
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity fulladderstru is
   Port ( a,b,c : in STD LOGIC;
          sum,carry : out STD LOGIC);
```

```
end fulladderstru;
architecture Behavioral of fulladderstru is
component ha
Port ( a,b : in STD LOGIC;
       sum,carry : out STD LOGIC);
end component;
component orgate
Port ( a,b : in STD LOGIC;
       y : out STD LOGIC);
end component;
signal s1,s2,s3: std logic;
begin
ha1: ha port map(a=>a,b=>b,sum=>s1,carry=>s2);
ha2: ha port map(a=>s1,b=>c,sum=>sum,carry=>s3);
org: orgate port map(a=>s3,b=>s2,y=>carry);
end Behavioral;
```

RESULT:

Stimulated Behavioral Model of Full Adder in Dataflow Modelling

RTL Schematic of Full Adder in Behavioral Modelling

a(2:0)	s(1:0)	

Stimulated Behavioral Model of Full Adder in Behavioral Modelling

Now: 900 ns		0 ns	1	ľ		180	1	1	1	360 n:	3	1		540	1		720	ns	ŀ		1	900
🗆 💦 a[2:0]	7				0				X	1	X	2	Ż	3	Ż	4	Ň	5		Ć	6	
31 a[2]	1																					
<mark>31</mark> a[1]	1	1																				
31 a[0]	1												1									
🖯 💦 s[1:0]	3				0				X		2			1	Ň	2	<u> </u>		1	1		
31 s[1]	1														[
况 s[0]	1																					

RTL Schematic of Full Adder in Structural Modelling

Stimulated Behavioral Model of Full Adder in Structural Modelling

Now: 1100 ns		0 ns	1 1	220	1	440 ns	F F	660	F F	880 ns	Î	1 1	1100
👌 a	1]									
<mark>∛</mark> b	0												
SII c	0												
👌 sum	1				1] [
谢 carry	0			1									
2									1				

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 5

AIM: A] Simulate 8:1 multiplexer using VHDL.

B] Simulate 1:8 de-multiplexer using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

Multiplexer:

In electronics, a **Multiplexer** (or **Mux**), also known as a **data selector**, is a device that selects between several analog or digital input signals and forwards it to a single output line. A multiplexer of 2^n inputs has n select lines, which are used to select which input line to send to the output. Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. Multiplexers can also be used to implement Boolean functions of multiple variables.

An electronic multiplexer makes it possible for several signals to share one device or resource, for example, one A/D converter or one communication line, instead of having one device per input signal.

8:1 multiplexer has 8 inputs, 3 select inputs and one output. Mux will select the input to be connected to output according to selection of select lines. Figure below shows the block diagram of 8:1 mux with truth table.

Fig 5.1: Block Diagram of 8:1 mux.

Sel	ect Inp	outs	Output
A ₂	A_1	A_0	Ζ
0	0	0	I ₀
0	0	1	I_1
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I_4
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I_7

Table 5.1: Truth Table of 8:1 Mux

De-multiplexer:

A **De-multiplexer** (or **De-mux**) is a device taking a single input and selecting signals of the output of the compatible **mux**, which is connected to the single input, and a shared selection line. A multiplexer is often used with a complementary de-multiplexer on the receiving end.

1:8 De-mux has one input, 3 select inputs and 8 outputs. De-mux will connect input to selected output where output selection is done using select lines. Figure below shows the block diagram of 1:8 de-mux with truth table.

Fig 5.2: Block diagram of 1:8 De-mux.

Input	Se	lect Inpu	uts				Ou	tputs			
	S_2	S_1	S_0	I_7	I ₆	I ₅	I_4	I ₃	I_2	I_1	I ₀
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0

Table 5.2: Truth Table of 1:8 De-mux.

PROGRAM:

Multiplexer:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux8isto1 is
    Port ( a : in STD_LOGIC_VECTOR(7 downto 0);
           s : in STD LOGIC VECTOR(2 downto 0);
           y : out STD LOGIC);
end mux8isto1;
architecture Behavioral of mux8isto1 is
begin
with s select
y<= a(0) when "000",
a(1) when "001",
a(2) when "010",
a(3) when "011",
a(4) when "100",
a(5) when "101",
a(6) when "110",
a(7) when "111",
'0' when others;
end Behavioral;
```

De-multiplexer:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity demux1to8 is
    Port ( a : in STD LOGIC;
            s : in STD LOGIC VECTOR(2 downto 0);
            y : out STD LOGIC VECTOR(7 downto 0));
end demux1to8;
architecture Behavioral of demux1to8 is
begin
process(a,s)
variable temp: std logic vector(7 downto 0);
begin
case s is
when "000" => temp := (a\&'0'\&'0'\&'0'\&'0'\&'0'\&'0'\&'0'\&'0');
when "001" => temp := ('0'\&a\&'0'\&'0'\&'0'\&'0'\&'0'\&'0');
when "010" => temp := ('0'\&'0'\&a\&'0'\&'0'\&'0'\&'0'\&'0');
when "011" => temp := ('0'\&'0'\&'0'\&a\&'0'\&'0'\&'0'\&'0'\&'0');
when "100" => temp := ('0'\&'0'\&'0'\&a\&'0'\&a\&'0'\&'0'\&'0');
when "101" => temp := ('0'\&'0'\&'0'\&'0'\&'0'\&a\&'0'\&'0'\&'0');
when "110" => temp := ('0'\&'0'\&'0'\&'0'\&'0'\&'0'\&a\&'0');
when "111" => temp := ('0'\&'0'\&'0'\&'0'\&'0'\&'0'\&'0'\&a');
when others => temp := "00000000";
end case;
y<=temp;</pre>
end process;
end Behavioral;
```

RESULT:

RTL Schematic of 8:1 Multiplexer

Stimulated Behavioral Model of 8:1 Multiplexer

RTL Schematic of 1:8 De-Multiplexer

Stimulated Behavioral Model of 1:8 De-Multiplexer

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 6

AIM: Simulate Flip Flops using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

A flip flop is an electronic circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying inputs. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems. Flip-flops and latches are used as data storage elements. It is the basic storage element in sequential logic.

Types of flip-flops:

- 1. RS Flip Flop
- 2. JK Flip Flop
- 3. D Flip Flop
- 4. T Flip Flop

Logic diagrams and truth tables of the different types of flip-flops are as follows:

1. S-R Flip Flop:

Fig 6.1: Circuit Diagram of SR Flip-Flop

Clock	Inp	outs	Outp	outs	Action
Clock	S	R	Q_{n+1}	Q _{n+1} '	neuon
0	Х	X	Qn	Q _n '	No Change
1	0	0	Qn	Q _n '	81
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	-	-	Undefined

Table 6.1: Truth Table of SR Flip-Flop

2. J-K Flip Flop:

Fig 6.2: Circuit Diagram of JK Flip Flop

Table 6.2	: Truth	Table	of JK	Flip	Flop
-----------	---------	-------	-------	------	------

Clock	Inp	outs	Outp	outs	Action
Clock	J	K	Q _{n+1}	Q _{n+1} '	riction
0	Х	Х	Qn	Q _n '	No Change
1	0	0	Qn	Q _n '	6
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	Q _n ,	Qn	Toggle

GPA

3. D Flip Flop:

Fig 6.3: D Flip Flop Using JK Flip Flop

Table 6.3: Truth Table of D Flip Flop

Clock	Input	Outŗ	outs	Action
cioti	D	Q_{n+1}	Q _{n+1} '	
0	Х	Q _n	Q _n '	No Change
1	0	0	1	Reset
1	1	1	0	Set

4. T Flip Flop:

Fig 6.4: T Flip Flop Using JK Flip Flop

Table 6.4: Truth Table of T Flip Flop

Clock	Input	Outp	outs	Action
CIOCIA	Т	Q_{n+1}	Q _{n+1} '	1 iouon
0	Х	Qn	Q _n '	No Change
1	0	Qn	Q _n '	No Change
1	1	Q _n '	Qn	Toggle

PROGRAM:

//S-R FLIP FLOP//

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity srflipflop is
    Port ( s,r,clk,rst : in STD LOGIC;
           q,qb : out STD LOGIC);
end srflipflop;
architecture Behavioral of srflipflop is
signal y: std logic;
begin
process(clk,rst)
variable sr: std logic vector(1 downto 0);
begin
if (rst='1') then y \le 0';
elsif (clk' event and clk ='1') then sr :=s & r;
case sr is
when "01" => y <= '0';
when "10" => y <= '1';
when "11" => y <= '0';
when others => y \leq y;
end case;
end if;
q<=y;
qb<= not y;
end process;
end Behavioral;
// J-K FLIP FLOP//
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity jkflipflop is
    Port ( j,k,rst,clk : in STD LOGIC;
```

q,qb : out STD_LOGIC); end jkflipflop; architecture Behavioral of jkflipflop is signal y: std_logic; begin

```
process(clk,rst)
variable jk: std logic vector(1 downto 0);
begin
if (rst='1') then y \le 0';
elsif (clk' event and clk ='1') then jk:=j & k;
case jk is
when "01" => y <= '0';
when "10" => y <= '1';
when "11" \Rightarrow y <= not y;
when others => y <= y;
end case;
end if;
q<=y;
qb<= not y;
end process;
end Behavioral;
```

// D FLIP FLOP//

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity dflip is
    Port ( d,clk,rst : in STD LOGIC;
           q,qb : out STD LOGIC);
end dflip;
architecture Behavioral of dflip is
begin
process(clk,rst)
variable y: std logic;
begin
if (rst='1') then y:='0';
elsif (clk' event and clk='1') then y:=d;
end if;
q<=y;
qb<= not y;
end process;
end Behavioral;
```

//T FLIP FLOP//

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tflip is
    Port ( clk,rst,t : in STD_LOGIC;
           q,qb : out STD LOGIC);
end tflip;
architecture Behavioral of tflip is
begin
process(clk,rst)
begin
if(rst='1') then q<='1';
qb<='0';
elsif(clk' event and clk='1') then qb<=t;</pre>
q<= not t;
end if;
end process;
end Behavioral;
```

RESULT:

RTL Schematic of SR Flip Flop

Simulated Behavioral Model of S-R Flip Flop

RTL Schematic of J-K Flip Flop

Simulated Behavioral Model of J-K Flip Flop

RTL Schematic of D Flip Flop

Simulated Behavioral Model of D Flip Flop

RTL Schematic of T Flip Flop

Simulated Behavioral Model of T Flip Flop

Now: 1200 ns		0 ns	1 1	240	1 1 1	480 ns	1	720	. 1	960	ns	1	1200
🔊 cik	1												
谢 rst	0				N		άν.						
3∭n t	0												
3 11 q	1												
谢 qb	0												

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 7

AIM: Simulate 3 bit Binary Counter using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

3-Bit Binary Up-Down Counter:

The circuit below is of a simple 3-bit Up/Down synchronous counter using JK flip-flops configured to operate as toggle or T-type flip-flops giving a maximum count of zero (000) to seven (111) and back to zero again. Then the 3-Bit counter advances upward in sequence (0,1,2,3,4,5,6,7) or downwards in reverse sequence (7,6,5,4,3,2,1,0).

Generally most bidirectional counter chips can be made to change their count direction either up or down at any point within their counting sequence. This is achieved by using an additional input pin which determines the direction of the count, either Up or Down and the timing diagram gives an example of the counters operation as this Up/Down input changes state.

Nowadays, both up and down counters are incorporated into single IC that is fully programmable to count in both an "Up" and a "Down" direction from any preset value producing a complete **Bidirectional Counter** chip. Common chips available are the 74HC190 4-bit BCD decade Up/Down counter; the 74F569 is a fully synchronous Up/Down binary counter and the CMOS 4029 4-bit Synchronous Up/Down counter.

Fig. 7.1: 3-bit Binary Up-Down Counter

UP/!DOWN	CLK	Q _A	Q _B	Q _C
1	0^{th}	0	0	0
1	1^{st}	0	0	1
1	2^{nd}	0	1	0
1	3 rd	0	1	1
1	4^{th}	1	0	0
1	5 th	1	0	1
1	6 th	1	1	0
1	$7^{\rm th}$	1	1	1
0	8^{th}	1	1	1
0	9 th	1	1	0
0	10^{th}	1	0	1
0	11^{th}	1	0	0
0	12 th	0	1	1
0	13 th	0	1	0
0	14^{th}	0	0	1
0	15^{th}	0	0	0

Table 7.1: Truth Table of 3-Bit Binary Up/Down Counter

PROGRAM:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE. STD LOGIC UNSIGNED.ALL;
entity up counter is
    Port ( reset ,m: in STD_LOGIC;
             clk : in STD LOGIC;
             q : out STD LOGIC VECTOR (2downto 0));
end up counter;
architecture Behavioral of up counter is
signal cout :std logic vector (2 downto 0);
begin
process(clk,reset,m)
begin
if reset='0' then cout<="000";
else
```

6X513

```
if(clk' event and clk='0') then
if(m='1') then
if cout< 7 then cout<= cout+1;
else cout<="000";
end if;
else
if cout<= 7 then cout<= cout-1;
else cout<="111";
end if;
end process;
end Behavioral;
```

RESULTS:

RTL Schematic of 3-Bit Binary Counter

Simulated Behavioral Model of 3-Bit Binary Counter

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 8

AIM: Implementation of 4 – Bit Left / Right Shift Register.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

Flip flops can be used to store a single bit of binary data (1or 0). However, in order to store multiple bits of data, we need multiple flip flops. N flip flops are to be connected in an order to store n bits of data. A **Register** is a device which is used to store such information. It is a group of flip flops connected in series used to store multiple bits of data.

The information stored within these registers can be transferred with the help of **shift registers**. Shift Register is a group of flip flops used to store multiple bits of data. The bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses. An n-bit shift register can be formed by connecting n flip-flops where each flip flop stores a single bit of data. The registers which will shift the bits to left are called "Shift left registers". The registers which will shift the bits to right are called "Shift registers". Shift registers are basically of 4 types. These are:

Modes of operation:

1) Serial in parallel out (SIPO).

2) Serial in serial out (SISO).

3) Parallel in parallel out (PIPO).

4) Parallel in serial out (PISO).

Bidirectional Shift Register:

If we shift a binary number to the left by one position, it is equivalent to multiplying the number by 2 and if we shift a binary number to the right by one position, it is equivalent to dividing the number by 2.To perform these operations we need a register which can shift the data in either direction.

Bidirectional shift registers are the registers which are capable of shifting the data either right or left depending on the mode selected. If the mode selected is 1(high), the data will be shifted towards the right direction and if the mode selected is 0(low), the data will be shifted towards the left direction.

The logic circuit given below shows a Bidirectional shift register. The circuit consists of four D flip-flops which are connected. The input data is connected at two ends of the circuit and depending on the mode selected only one and gate is in the active state.

Mode control (M)

PROGRAM:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity shiftreg is
    Port ( d : in STD LOGIC vector (3 downto 0);
           clk,dir,clr,lin,rin : in STD LOGIC;
           y : out STD LOGIC vector(3 downto 0));
end shiftreq;
architecture Behavioral of shiftreg is
begin
process(clk, clr, dir, d)
variable temp: STD LOGIC vector(3 downto 0);
begin
if(clr='1') then temp:="0000";
elsif(clk' event and clk='1') then temp:=d;
if(dir='1')then temp:=temp(2 downto 0)&lin;
else temp:=rin&temp(3 downto 1);
end if;
end if;
y<=temp;</pre>
```

```
end process;
end Behavioral;
```

RESULT:

RTL Schematic of 4-Bit Shift Register

Simulated Behavioral Model of 4-Bit Shift Register

		15.	000000 us
Name	Value	l0 us 5 us 10 us	
🔻 📑 d[3:0]	1011	1011	
Ц [3]	1		
Ղ🔓 [2]	0		
Ղ🔓 [1]	1		
Ղ🔓 [0]	1		
🖓 clk	1		
🗓 dir	0		
🔓 cir	0		
1🖬 lin	1		
Ղ <mark>ո</mark> rin	0		
🔻 📑 y[3:0]	0101		
Ц [3]	0		
16 [2]	1		
1, [1]	0		
16 [0]	1		

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 9

AIM: Implement 32 bit ALU for any (Arithmetic / Logical) Function.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

A very popular and widely used combinational circuit is ALU which is capable of performing arithmetic as well as logical operations. This is the heart of any circuit. The block diagram is shown in figure 9.1. The functions of various input, output and control lines are given below.

A: 32-bit data input.

B: 32-bit data input.

Y: 32-bit data output. Op-code: 4-bit operation selects input.

En: Enable pin input

Op-code	ALU Operation
0000	A+B
0001	A-B
0010	NOT A
0011	A*B
0100	A AND B
0101	A OR B
0110	A NAND B
0111	A XOR B

PROGRAM:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity alu is
    Port ( en : in STD LOGIC;
           opcode : in STD LOGIC vector(3 downto 0);
           a,b : in STD LOGIC vector(31 downto 0);
           y : out STD LOGIC vector(31 downto 0));
end alu;
architecture Behavioral of alu is
signal result: std logic vector(31 downto 0);
begin
with en select
y<=result when'1',</pre>
(others=>'0') when others;
with opcode select
result \leq (a+b) when "0000",
(a-b) when "0001",
(not a) when "0010",
(a*b) when "0011",
(a and b) when "0100",
(a or b) when "0101",
(a nand b) when "0110",
(a xor b) when "0111",
(others=>'0') when others;
end Behavioral;
```

RESULT:

RTL Schematic of Arithmetic and Logical Unit

Simulated Behavioral Model of Arithmetic and Logical Unit

Now: 500 ns		0 ns 1	100 200 	ns I I I	300	400 ns 500		
<mark>ଧା</mark> en	1			I				
± 💦 opcode[3:0]	3	0	χ		2			
± <mark>≫(</mark> a[31:0]	498	1596450536	33596	15270	χ 24	24448489		
∃ <mark>3(</mark> b[31:0]	3	0	χ	1	2			
⊞ <mark>∭ y</mark> [31:0]	X v[31:0] 0 0 0 X		3359615269 0		X 1850482806 X 0			

CONCLUSION:

Signature of Teacher

EXPERIMENT NO. 10

AIM: Simulate RAM using VHDL.

REQUIREMENTS AND APPRATUS:

1) Xilinx Software

2) Personal Computer.

THEORY:

Random-access memory (RAM) is a form of computer memory that can be read and changed in any order, typically used to store working data and machine code.^{[1][2]} A random-access memory device allows data items to be read or written in almost the same amount of time irrespective of the physical location of data inside the memory. In contrast, with other direct-access data storage media such as hard disks, CD-RWs, DVD-RWs and the older magnetic tapes and drum memory, the time required to read and write data items varies significantly depending on their physical locations on the recording medium, due to mechanical limitations such as media rotation speeds and arm movement.

Inputs and outputs required for the RAM designs are defined below:

- 1. CS: This is the chip select which is active high input.
- 2. RW: This is the read/write signal for RAM. RW='1' for write cycle and RW= '0' for read cycle.
- 3. ADDR: This is the address bus. For 256 byte RAM, 8 bit address bus is needed.
- 4. DIN: This is Data bus of 8 bits used in write cycle as an input.
- 5. CLOCK: This input is meant to give the clock signal to RAM.
- 6. DOUT: This is data bus of 8 bits used in read cycle as an output.

Fig. 10.1: Block Diagram of RAM

PROGRAM:

```
library ieee;
use ieee.std logic 1164.all;
entity ram is
generic(bits:integer:=8;words:integer:=16);
    port ( wr ena : in std logic;
           clk : in std logic;
           addr : in integer range 0 to words-1;
           data in : in std logic vector(bits-1 downto 0);
           data out : out std logic vector(bits-1 downto 0));
end ram;
architecture behavioral of ram is
       vector array is
                              array (0 to words-1)of
type
std logic vector(bits-1 downto 0);
signal memory:vector array;
begin
process(clk,wr ena)
begin
if(wr ena='1') then
if (clk'event and clk='1') then
memory(addr)<=data in;</pre>
end if;
end if;
end process;
data out<=memory(addr);</pre>
end behavioral;
```

RESULT:

RTL Schematic of RAM

Simulated Behavioral Model of RAM

			• • • •				
			28.837909 us				
Name	Value	0 us		50 us	100 us	150 us	200
🔓 wr_ena	1						
🖓 cik	1						888 (
🔓 addr	1000	K			1000		
🔻 📑 data_in[7:0]	00001111	K		00	001111		
[7] ل	0	1					
17 [6]	0	1					
נ5]	0	1					
[4] ل	0	1					
l <mark>,</mark> [3]	1						
Լ🔓 [2]	1						
կ <mark>ո</mark> լ1]	1						
l <mark>n</mark> [0]	1	1					
🔻 📑 data_out[7:0]	00001111	K		00	001111		
16 [7]	0	7					
l <mark>o</mark> [6]	0	1					
لي [5]	0	1					
		X1: 28.837909 us					
2 S	1	/					

Objects	++ 🗆	₽×	Æ				28.837909 us	5			^
Simulation Objects for ran	m		,								
ицици	L 🔛		6	Name	Value	0 us		50 us	100 us	150 us	200
			~	🏣 wr_ena	1						
Object Name	Value	<u></u>	~	🗓 cik	1						
wr_ena	j1	_	œ l	🔓 addr	1000	K			1000		
clk	1		6	🕨 📑 data_in[7:0]	00001111			00	001111		
lo addr	00001111			data out[7:0]	00001111			00	001111		
data_out[7:0]	00001111		<u> </u>	memory[0:15]	100000000.0		.000.000			UUUU.00001111.UUUUUUUU.L	
💎 式 memory[0:15]	00000000, 0	π	-	► 1 01							
/ram/data_o	utuuuuuu		1	 Image: Image: Ima							
	00000000		÷	International (19))=======					
	0000000		->.	IZI [2]				000			
► 1 4	00000000		-	[5]	0000000	<u> </u>		UU			
Þ 💑 [5]	00000000		5	[4]	00000000			UU	00000		
[6]	00000000		พ	Þ 💑 [5]	00000000	(UU			
> 📲 [7]	00000000			Þ 💑 [6]	0000000			UU			
> 📑 [8]	00001111			🕨 📲 🚺	00000000			UU	UUUUU		
> 💑 [9]	00000000			[8]	00001111	K		00	001111		
	0000000			[9]	00000000			UU			
	0000000		- 1	- 10A		L					
► Trail		- 11				X1: 28.837909 us	S				
14	00000000	_				<					2
< 1151 <		, (A12	. 7	Default.wo	:fg					- v

CONCLUSION:

Signature of Teacher