



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.	Answer	Marking Scheme																														
1.	A) i) Ans.	<p>Attempt any six: Draw truth table for NAND and NOR gates. Truth table of NAND and NOR gates: NANDNOR</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="border: 1px solid black; padding: 2px;">A</td> <td style="border: 1px solid black; padding: 2px;">B</td> <td style="border: 1px solid black; padding: 2px;">Y</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> </table> <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="border: 1px solid black; padding: 2px;">A</td> <td style="border: 1px solid black; padding: 2px;">B</td> <td style="border: 1px solid black; padding: 2px;">Y</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> </table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0	<p>6x2=12 2M</p> <p><i>Each</i> 1M</p>
A	B	Y																															
0	0	1																															
0	1	1																															
1	0	1																															
1	1	0																															
A	B	Y																															
0	0	1																															
0	1	0																															
1	0	0																															
1	1	0																															
	ii) Ans.	<p>Compare analog signal with digital signal according to nature/shape of signals and application.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;"></th> <th style="width: 35%;">Analog Signal</th> <th style="width: 35%;">Digital Signal</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Shape of signal</td> <td>Continuous in time. Can have any value in a limited range</td> <td>Continuous in time. Can have only two possible values</td> </tr> <tr> <td></td> <td>Denoted by sine waves</td> <td>Denoted by square waves</td> </tr> </tbody> </table>		Analog Signal	Digital Signal	Shape of signal	Continuous in time. Can have any value in a limited range	Continuous in time. Can have only two possible values		Denoted by sine waves	Denoted by square waves	<p>2M</p> <p><i>1M</i> each</p>																					
	Analog Signal	Digital Signal																															
Shape of signal	Continuous in time. Can have any value in a limited range	Continuous in time. Can have only two possible values																															
	Denoted by sine waves	Denoted by square waves																															



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

vi) Ans.	Write any four applications of counter. Applications of counters: <ol style="list-style-type: none">1. Frequency counters2. Digital clocks3. Analog to digital convertors.4. With some changes in their design, counters can be used as frequency divider circuits. The frequency divider circuit is that which divides the input frequency exactly by '2'.5. In time measurement. That means calculating time in timers such as electronic devices like ovens and washing machines.6. We can design digital triangular wave generator by using counters.	2M <i>Any four 1/2M each</i>
vii) Ans.	State application of MUX and De-MUX. Application of MUX: <ol style="list-style-type: none">1. Implementing multi output combinational logic circuit2. Multiplexer allow the process of transmitting different type of data such as audio, video at the same time using a single transmission line.3. In telephone network, multiple audio signals are integrated on a single line for transmission with the help of multiplexers.5. Multiplexers are used to implement huge amount of memory into the computer, at the same time reduces the number of copper lines required to connect the memory to other parts of the computer circuit.6. Multiplexer can be used for the transmission of data signals from the computer system of a satellite or spacecraft to the ground system using the GPS (Global Positioning System) satellites. Application of De-MUX: <ol style="list-style-type: none">1. Decoder2. Demultiplexer is used to connect a single source to multiple destinations.3. In an ALU circuit, the output of ALU can be stored in multiple registers or storage units with the help of demultiplexer.4. Serial data from the incoming serial data stream is given as data input to the demultiplexer at the regular intervals.	2M <i>Any two application 1M each</i>
viii) Ans.	Draw symbol of J-K flip-flop and write its truth table. Symbol of flip-flop:	2M




MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		 <p>Truth Table:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>J_n</th> <th>K_n</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q_n</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>$\overline{Q_n}$</td> </tr> </tbody> </table>	Inputs		Output	J_n	K_n	Q_{n+1}	0	0	Q_n	1	0	1	0	1	0	1	1	$\overline{Q_n}$	<p><i>1M</i> <i>J_K</i> <i>flip-</i> <i>flop</i></p> <p><i>Truth</i> <i>Table</i> <i>1M</i></p>
Inputs		Output																			
J_n	K_n	Q_{n+1}																			
0	0	Q_n																			
1	0	1																			
0	1	0																			
1	1	$\overline{Q_n}$																			
1.	<p>(B) i) Ans.</p>	<p>Attempt any two: List types of digital to analog converters and state specifications of ADC (any four). Types of Digital to Analog converters and specifications 1. Weighted resistor D to A converter 2. R – 2R D to A converter</p> <p>Specifications of ADC: 1. Resolution 2. Accuracy 3. Conversion time 4. Linearity 5. Analog input voltage 6. Format of digital output</p>	<p>4x2=8 4M</p> <p><i>Types</i> <i>2M</i></p> <p><i>Any</i> <i>four</i> <i>specific</i> <i>ations</i> <i>½ M</i> <i>each</i></p>																		
	<p>ii) Ans.</p>	<p>Describe classification of memories. Classification of Memories:</p>	<p>4M</p>																		




MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333



*Classifi
cation
of
Memor
ies 1M*

Random Access Memories (RWM or RAM)

In this type of memory the memory locations are organized in such a way that any memory location requires equal time for writing or reading. RAMs can be static or dynamic and can be fabricated using bipolar or Unipolar technologies.

*Descrip
tion
3M*

Read Only Memories (ROM)

These memories are meant only for reading the information from it. The process of entering information is done outside the system where it is used. This type of memory is used to store fixed tables of functions etc. These memories are further classified on the basis of technique employed in storing information into the memory or their erasable properties.

These are

1. ROM (Read Only Memory)
2. PROM (Programmable Read Only Memory)
3. EPROM (Erasable Programmable Read Only Memory)
4. EEPROM (Electrically Erasable PROM)

Programmable ROM (PROM)

It can be programmed by the user. It can be programmed only once after which its contents are permanently fixed as ROM. To write data into a PROM a PROM programmer or PROM burner is used. At the time of manufacturing a blank PROM, the data is entirely made up of 1's. The PROM programmer writes data into the PROM by applying high voltage pulses which are not encountered during normal operation. Once the PROM has been programmed in this way, its



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		<p>contents can never be changed. Hence PROMs are also known as One-time programmable ROMs.</p> <p>Erasable PROM (EPROM) It can be programmed again and again. Once programmed the EPROM is a non-volatile memory that holds stored data indefinitely. EPROM can be erased by exposure to strong ultraviolet light for about 20 minutes or longer. The programming is done with EPROM programmer which is a separate unit. EPROMs are identified by the presence of a transparent quartz window, which permits ultraviolet light during erasing.</p> <p>Electrically Erasable PROM (EEPROM) It is non-volatile memory which allows its entire contents or selected locations to be erased and rewritten. EEPROM need not be removed from the circuit to be erased and reprogrammed.</p>																														
iii) Ans.	<p>State and explain De-morgan theorems.</p> <p style="text-align: center;">Verification of the second theorem :</p> <table border="1" style="margin: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>A</th> <th>B</th> <th>$\overline{A+B}$</th> <th>\bar{A}</th> <th>\bar{B}</th> <th>$\bar{A} \cdot \bar{B}$</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p style="text-align: center;">LHS $\overline{A+B} = \bar{A} \cdot \bar{B}$ RHS</p> <p style="text-align: center;">Truth table to verify De-Morgan's second theorem</p> <p>Theorem1: It state that the, complement of a sum is equal to product of complement</p> <p>Theorem2: It states that, the complement of a product is equal to sum of the complements.</p>	A	B	$\overline{A+B}$	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$	0	0	1	1	1	1	0	1	0	1	0	0	1	0	0	0	1	0	1	1	0	0	0	0	4M
A	B	$\overline{A+B}$	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$																											
0	0	1	1	1	1																											
0	1	0	1	0	0																											
1	0	0	0	1	0																											
1	1	0	0	0	0																											

Explanation
4M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

A	B	\overline{AB}	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

LHS $\overline{AB} = \overline{A} + \overline{B}$ RHS

: Verification of the theorem $\overline{AB} = \overline{A} + \overline{B}$

2.

a)

Attempt any four:
Convert following number into its equivalent = $(146.25)_{10}$

i) Binary number:
ii) Octal number respectively.

Ans.

i) Binary number:

$$\begin{array}{l} 146 = 73 \times 2 + 0 \quad 0.25 \\ 73 = 36 \times 2 + 1 \quad \times 2 \\ 36 = 18 \times 2 + 0 \quad 0.50 \\ 18 = 9 \times 2 + 0 \quad 0.50 \\ 9 = 4 \times 2 + 1 \quad \times 2 \\ 4 = 2 \times 2 + 0 \quad 1.00 \\ 2 = 1 \times 2 + 0 \\ 1 = 0 \times 2 + 1 \\ (146.25)_{10} = (10010010.10)_2 \end{array}$$

4x4=16
4M

2M





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		<p>ii) Octal number:</p> $146 = 18 \times 8 + 2$ $18 = 2 \times 8 + 2$ $2 = 0 \times 8 + 2 \uparrow$ $(146.25)_{10} = (222.2)_8$ <p>Logic</p>	<p>2M</p>																																																										
	<p>b) Ans.</p>	<p>Draw symbol and truth table for (i) 3 i/p OR gate (ii) 2 i/p EX-NOR gate.</p> <p>(i) 3 i/p OR gate:</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Symbol</p>  <p>3-input OR Gate</p> </div> <table border="1" style="border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="4">Truth Table</th> </tr> <tr> <th>C</th> <th>B</th> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> </div> <p>(ii) 2 i/p EX-NOR gate.</p> <div style="display: flex; justify-content: space-around;"> <table border="1" style="border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>$Y = A \oplus B$</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <div style="text-align: center;">  </div> </div>	Truth Table				C	B	A	Q	0	0	0	0	0	0	1	1	0	1	0	1	0	1	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	1	1	1	Inputs		Output	A	B	$Y = A \oplus B$	0	0	1	0	1	0	1	0	0	1	1	1	<p>4M</p> <p>3 i/p OR gate 2M</p> <p>2 i/p EX-NOR gate 2M</p>
Truth Table																																																													
C	B	A	Q																																																										
0	0	0	0																																																										
0	0	1	1																																																										
0	1	0	1																																																										
0	1	1	1																																																										
1	0	0	1																																																										
1	0	1	1																																																										
1	1	0	1																																																										
1	1	1	1																																																										
Inputs		Output																																																											
A	B	$Y = A \oplus B$																																																											
0	0	1																																																											
0	1	0																																																											
1	0	0																																																											
1	1	1																																																											





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

<p>c) Ans.</p>	<p>Implement the following logic expression using 16 : 1 MUX $Y = \sum m (0, 3, 5, 6, 7, 10, 13)$.</p>  <p>Logic 1</p> <p>Logic 0</p> <p>GND</p> <p>Y (O/P)</p> <p>16:1 Mux</p> <p>S₃ S₂ S₁ S₀</p> <p>A B C D</p>	<p>4M</p> <p>4M</p>
<p>d) Ans.</p>	<p>Draw block diagram of decimal to BCD encoder and write its truth table.</p>  <p>Decimal Inputs</p> <p>74147</p> <p>BCD Outputs</p> <p>A B C D (MSB)</p>	<p>4M</p> <p>Diagram m 2M</p>

Block Diagram of Decimal to BCD encoder



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		<table border="1" style="margin: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="9" style="text-align: center;"><i>Active-low decimal inputs</i></th> <th colspan="4" style="text-align: center;"><i>Active-low BCD outputs</i></th> </tr> <tr> <th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th> <th>D</th><th>C</th><th>B</th><th>A</th> </tr> </thead> <tbody> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> <p style="text-align: center;">Truth Table</p>	<i>Active-low decimal inputs</i>									<i>Active-low BCD outputs</i>				1	2	3	4	5	6	7	8	9	D	C	B	A	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	x	0	1	1	1	1	1	1	1	1	1	0	1	x	x	0	1	1	1	1	1	1	1	1	0	0	x	x	x	0	1	1	1	1	1	1	0	1	1	x	x	x	x	0	1	1	1	1	1	0	1	0	x	x	x	x	x	0	1	1	1	1	0	0	1	x	x	x	x	x	x	0	1	1	1	0	0	0	x	x	x	x	x	x	x	0	1	0	1	1	1	x	x	x	x	x	x	x	x	0	0	1	1	0	Truth table 2M
<i>Active-low decimal inputs</i>									<i>Active-low BCD outputs</i>																																																																																																																																																						
1	2	3	4	5	6	7	8	9	D	C	B	A																																																																																																																																																			
1	1	1	1	1	1	1	1	1	1	1	1	1																																																																																																																																																			
0	1	1	1	1	1	1	1	1	1	1	1	0																																																																																																																																																			
x	0	1	1	1	1	1	1	1	1	1	0	1																																																																																																																																																			
x	x	0	1	1	1	1	1	1	1	1	0	0																																																																																																																																																			
x	x	x	0	1	1	1	1	1	1	0	1	1																																																																																																																																																			
x	x	x	x	0	1	1	1	1	1	0	1	0																																																																																																																																																			
x	x	x	x	x	0	1	1	1	1	0	0	1																																																																																																																																																			
x	x	x	x	x	x	0	1	1	1	0	0	0																																																																																																																																																			
x	x	x	x	x	x	x	0	1	0	1	1	1																																																																																																																																																			
x	x	x	x	x	x	x	x	0	0	1	1	0																																																																																																																																																			
e) Ans.	<p>Compare combinational and sequential circuits (four points).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Combinational Logic Circuits</th> <th style="width: 50%;">Sequential Logic Circuits</th> </tr> </thead> <tbody> <tr> <td>Output is a function of the present inputs (Time Independent Logic)</td> <td>Output is a function of clock, present inputs and the previous states of the system.</td> </tr> <tr> <td>Do not have the ability to store data (state).</td> <td>Have memory to store the present states that is sent as control input (enable) for the next operation.</td> </tr> <tr> <td>Logic gates are the elementary building blocks.</td> <td>Flip flops (binary storage device) are the elementary building unit.</td> </tr> <tr> <td>Independent of clock and hence does not require triggering to operate.</td> <td>Clocked (Triggered for operation with electronic pulses).</td> </tr> <tr> <td>Used mainly for Arithmetic and Boolean operations.</td> <td>Used for storing data (and hence used in RAM).</td> </tr> <tr> <td>It does not require any feedback. It simply outputs the input according to the logic designed.</td> <td>It involves feedback from output to input that is stored in the memory for the next operation.</td> </tr> </tbody> </table>		Combinational Logic Circuits	Sequential Logic Circuits	Output is a function of the present inputs (Time Independent Logic)	Output is a function of clock, present inputs and the previous states of the system.	Do not have the ability to store data (state).	Have memory to store the present states that is sent as control input (enable) for the next operation.	Logic gates are the elementary building blocks.	Flip flops (binary storage device) are the elementary building unit.	Independent of clock and hence does not require triggering to operate.	Clocked (Triggered for operation with electronic pulses).	Used mainly for Arithmetic and Boolean operations.	Used for storing data (and hence used in RAM).	It does not require any feedback. It simply outputs the input according to the logic designed.	It involves feedback from output to input that is stored in the memory for the next operation.	4M Any four points 1M each																																																																																																																																														
Combinational Logic Circuits	Sequential Logic Circuits																																																																																																																																																														
Output is a function of the present inputs (Time Independent Logic)	Output is a function of clock, present inputs and the previous states of the system.																																																																																																																																																														
Do not have the ability to store data (state).	Have memory to store the present states that is sent as control input (enable) for the next operation.																																																																																																																																																														
Logic gates are the elementary building blocks.	Flip flops (binary storage device) are the elementary building unit.																																																																																																																																																														
Independent of clock and hence does not require triggering to operate.	Clocked (Triggered for operation with electronic pulses).																																																																																																																																																														
Used mainly for Arithmetic and Boolean operations.	Used for storing data (and hence used in RAM).																																																																																																																																																														
It does not require any feedback. It simply outputs the input according to the logic designed.	It involves feedback from output to input that is stored in the memory for the next operation.																																																																																																																																																														
f) Ans.	<p>Draw circuit diagram of successive approximation type ADC and explain its working.</p> <p>The comparator serves the function of the scale, the output of which is</p>	4M																																																																																																																																																													



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

	<p>$(63)_{10} = (111111)_2$</p> <p>$(20)_{10} = (10100)_2$</p> <p>$= (010100)_2$</p> <p>Step 1 = 2's Complement</p> <p>$101011 + (1's\ complement\ of\ 20)$</p> <p>$101100$ (2's Complement of 20)</p> <p>Step 2 Add 63 to 2's complement of 20</p> <p>$\begin{array}{r} 111111 \\ 101100 \\ \hline 1011011 \end{array}$</p> <p>Step 3 Carry is 1. Discard the carry Result is in true form</p> <p>$(101011)_2 = 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$</p> <p>$= 1 \times 32 + 0 + 8 + 0 + 2 + 1$</p> <p>$= 43$</p> <p>$(63)_{10} - (20)_{10} = (43)_{10}$</p>	<p>2M</p>
--	---	-----------



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code:

17333

ii) $(34)_{10} - (48)_{10} = ?$

The handwritten solution shows the following steps:

Conversion of 34 to binary: $(34)_{10} = (100010)_2$

Conversion of 48 to binary: $(48)_{10} = (110000)_2$

Step 1: 2's complement of 48. The 1's complement is 001111 . Adding 1 gives the 2's complement: 010000 .

Step 2: Add 34 to the 2's complement of 48:

$$\begin{array}{r} 100010 \\ 010000 \\ \hline 110010 \end{array}$$

Step 3: No carry. Result is -ve. It is in 2's complement form. Take 2's complement of result to get true value:

2's complement of 110010 is 001101 (1's complement) + 1 = 001110 .

Value of 001110 : $0 \times 2^0 + 1 \times 2^1 + 1 \times 2^2 + 1 \times 2^3 + 0 \times 2^4 = 0 + 2 + 4 + 8 + 0 = 14$.

Final result: $(34)_{10} - (48)_{10} = (-6)_{10}$.

2M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code:

17333

Two i/p's \rightarrow A, B
Third i/p \rightarrow Carry from Previous significant position C_{in}
Two o/p's \rightarrow Sum and Carry

A \rightarrow Full Adder \rightarrow Sum (S)
B \rightarrow Adder \rightarrow Carry (C)
 C_{in}

Truth Table

Inputs			Outputs	
A	B	C_{in}	Sum (S)	Carry (C)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-Map for Sum

	$\overline{A}B\overline{C}_{in}$	$\overline{A}BC_{in}$	$A\overline{B}\overline{C}_{in}$	$A\overline{B}C_{in}$
A	0	1	1	0
\overline{A}	1	0	0	1

$S = \overline{A}\overline{B}\overline{C}_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + \overline{A}B\overline{C}_{in}$
 $= \overline{C}_{in}[\overline{A}\overline{B} + \overline{A}B] + C_{in}[A\overline{B} + \overline{A}B]$
 $= \overline{C}_{in}[A \oplus B] + C_{in}[A\overline{B} + \overline{A}B]$
 $= A \oplus B \oplus C_{in}$

K-Map for Carry (C)

	$\overline{A}B\overline{C}_{in}$	$\overline{A}BC_{in}$	$A\overline{B}\overline{C}_{in}$	$A\overline{B}C_{in}$
A	0	0	1	1
\overline{A}	1	1	0	0

$C = A\overline{B}C_{in} + \overline{A}BC_{in}$

Logic Diagram

$S = A \oplus B \oplus C_{in}$
 $C = A\overline{B}C_{in} + \overline{A}BC_{in}$

Explanation & Truth table 1M

k-map + expression 2M

Logic diagram 1M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

<p>d)</p> <p>Ans.</p>	<p>Draw diagram of BCD to segment decoder using IC 7447 with truth table.</p> <div style="text-align: center; margin: 10px 0;"> <p style="text-align: center;">7-Segment display</p> </div> <table border="1" style="margin: 10px auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="4">Binary Inputs</th> <th colspan="7">Decoder Outputs</th> <th>7-Segment Display Outputs</th> </tr> <tr> <th>D</th> <th>C</th> <th>B</th> <th>A</th> <th>a</th> <th>b</th> <th>c</th> <th>d</th> <th>e</th> <th>f</th> <th>g</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>2</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>3</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>4</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>5</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>6</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>7</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>8</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>9</td> </tr> </tbody> </table>	Binary Inputs				Decoder Outputs							7-Segment Display Outputs	D	C	B	A	a	b	c	d	e	f	g		0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	1	0	1	1	0	0	0	0	1	0	0	1	0	1	1	0	1	1	0	1	2	0	0	1	1	1	1	1	1	0	0	1	3	0	1	0	0	0	1	1	0	0	1	1	4	0	1	0	1	1	0	1	1	0	1	1	5	0	1	1	0	1	0	1	1	1	1	1	6	0	1	1	1	1	1	1	0	0	0	0	7	1	0	0	0	1	1	1	1	1	1	1	8	1	0	0	1	1	1	1	1	0	1	1	9	<p style="text-align: center;">4M</p> <p style="text-align: center;"><i>Circuit diagram 2M</i></p> <p style="text-align: center;"><i>Truth Table 2M</i></p>
Binary Inputs				Decoder Outputs							7-Segment Display Outputs																																																																																																																																							
D	C	B	A	a	b	c	d	e	f	g																																																																																																																																								
0	0	0	0	1	1	1	1	1	1	0	0																																																																																																																																							
0	0	0	1	0	1	1	0	0	0	0	1																																																																																																																																							
0	0	1	0	1	1	0	1	1	0	1	2																																																																																																																																							
0	0	1	1	1	1	1	1	0	0	1	3																																																																																																																																							
0	1	0	0	0	1	1	0	0	1	1	4																																																																																																																																							
0	1	0	1	1	0	1	1	0	1	1	5																																																																																																																																							
0	1	1	0	1	0	1	1	1	1	1	6																																																																																																																																							
0	1	1	1	1	1	1	0	0	0	0	7																																																																																																																																							
1	0	0	0	1	1	1	1	1	1	1	8																																																																																																																																							
1	0	0	1	1	1	1	1	0	1	1	9																																																																																																																																							
<p>e)</p> <p>Ans.</p>	<p>Describe the operation of RS Flip Flop using NAND gates only. ((Note: Consider the working of Clocked RS Flip Flop also))</p>	<p style="text-align: center;">4M</p>																																																																																																																																																




MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code:

17333



2M
Diagram

Operation

Assume $Q=0$

- $S=0$ o/p $G_1=1$ $Q=0$

$R=0$ o/p $G_2=1$ o/p of $G_4(0 \cdot 1) = 0$

$\therefore Q=0$ $\bar{Q}=1$
- $S=0$ o/p $G_1=1$

$R=1$ o/p $G_2=0$ o/p of $G_4=1$ ($\bar{Q}=1$)

o/p of $G_3 = (1, 1)$ o/p of $G_3=0$ ($Q=0$)
- $S=1$ o/p of $G_2=0$ o/p of $G_3=1$ ($Q=1$)

$R=0$ $G_2=1$

o/p of $G_4 \rightarrow 1$

o/p of $G_3 \rightarrow 1$

o/p of $G_1 = (1 \cdot 1) = 0$ ($\bar{Q}=0$)
- $S=1$ G_1 o/p 0

$R=1$ G_2 o/p 0

o/p of Q and \bar{Q} try to become 1 which is not allowed therefore this input condition is prohibited. This is the drawback of S-R Flip-Flop.

S	R	A	B	Q	\bar{Q}	Comment
0	0	1	1	0	1	No change
0	1	1	0	0	1	Reset
1	0	0	1	1	0	Set
1	1	0	0	1	1	Not allowed (Forbidden)

2M
Explanation



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

	f) Ans.	<p>State advantages and disadvantages of (i) Ramp type ADC (ii) Dual slope type ADC.</p> <p>(i) Ramp type ADC:</p> <p>Advantages of Ramp type ADC:</p> <ol style="list-style-type: none">1. It is very simple in construction.2. It is easy to design.3. It is last expensive.4. Its speed can be adjusted by adjusting the clock frequency5. It is faster than a dual slope ADC. <p>Disadvantages of Ramp type ADC:</p> <ol style="list-style-type: none">1. It is comparatively very slow.2. The conversion time does not remain constant.3. The conversion time can be as long as clock cycle period for high input voltages.4. It needs longer conversion time. <p>(ii) Dual slope type ADC:</p> <p>Advantages of Dual slope type ADC::</p> <ol style="list-style-type: none">1. It is simple and relatively inexpensive.2. It has high conversion accuracy.3. It is more stable and of low cost.4. It is not affected by time, temperature and input voltage.5. It does not require crystal oscillator for stability.6. It is less sensitive to noise. <p>Disadvantages of Dual slope type ADC:</p> <ol style="list-style-type: none">1. It has large conversion time as compared to any other ADC.2. It has very low speed of conversion.	4M <i>Any two advantages and disadvantages of Ramp type ADC each 1M</i> <i>Any two advantages and disadvantages of Dual slope type ADC each 1M</i>
4.	a) Ans.	<p>Attempt any four:</p> <p>Construct 16:1 multiplexer using 4:1 multiplexer. Draw diagram.</p>	4x4=16 4M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		<p><i>Correct implem entatio n 4M</i></p>
<p>b) Ans.</p>	<p>What is race around condition? How can it be overcome? In J-K Flip Flop, when the I/p J = 1 & K = 1 then the O/p of J-K flip flop is Q_n compliments of previous O/p. Let Q = 0 & clock pulse is applied as</p> <div style="text-align: center;"> </div> <p>At a time interval Δt, the O/p will change to $\overline{Q_n}$ that means the O/p now is Q = 1. Now we have J = 1, K = 1 & Q = 1. After another time interval Δt, the O/p will again change from 1 to 0</p>	<p>4M</p> <p><i>Explan ation 4M</i></p>






MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

	<p>($\overline{Q_n}$) due to feedback connection. Thus the O/p oscillates back and forth between 0 to 1 for the duration of the clock pulse. ($1K = 1$) Hence at the end of the clock pulse, when $C/k=0$, the value of a Q O/p is uncertain. This situation is called as race around condition. This race around condition can be avoided by using Master Slave I-K flip flop. A Master Slave J-K flip flop is a cascade of two J-K flip flop. The feedback from the output of second flip flop is given to the input of first flip-flop as shown in fig.</p>	
c) ANS.	<p>Draw AND, OR, NOT logic gates using any one of the universal gates and write its expressions.</p> <p>1. <u>NOT gate (Inverter)</u> using NAND gate:</p>  <p>$y = \overline{A \cdot A} = \overline{A}$</p> <p>2. <u>AND gate</u> using NAND gate:</p>  <p>$y = \overline{\overline{A \cdot B} \cdot \overline{A \cdot B}}$</p> <p>$[x \cdot y = \overline{\overline{x + y}}]$</p> <p>$\overline{\overline{x}} = x$</p> <p>$x + x = x$</p> <p>$= \overline{\overline{A \cdot B} + \overline{A \cdot B}}$</p> <p>$= \overline{\overline{A \cdot B}}$</p> <p>$= A \cdot B$</p> <p>3. <u>OR gate</u> using NAND gate:</p>  <p>$y = A + B$</p>	4M Correct expressions 4M






MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

<p>d)</p> <p>Ans.</p>	<p>Draw R-2R ladder digital to analog converter and explain its working.</p> <p>R -2R ladder DAC uses two resistors R & 2R. The input is applied through digitally controlled switches.</p>  <p>For example if the digital input is 001</p>  <p>Applying Thevenins theorem at XX'</p> 	<p>4M</p> <p>Circuit diagram 2M</p> <p>Description 2M</p>
-----------------------	--	---




MODEL ANSWER

SUMMER - 2017 EXAMINATION


Subject: Digital Techniques

Subject Code: 17333

Applying Thevenins theorem at yy'




Applying Thevenins theorem at zz'



Similarly for digital input 010 and 100 the equivalent voltages are $V_R/2^2$

And $V_R/2^1$

respectively. The equivalent resistance is $3R$ in each case. So the simplified circuit of 3bit R-2R ladder DAC is





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

		<p>The analog output voltage for a given digital input is given by</p> $V_{out} = -((R_F/3R) V_R \times b_0/2^3 + R_F/3R V_R \times b_1/2^2 + R_F/3R V_R \times b_2/2^1)$ $= - (R_F/3R) (V_R/2^3) (2^2b_2 + 2^1b_1 + 2^0b_0)$ $= - (R_F/3R) (V_R/2^3) (4b_2 + 2b_1 + b_0)$																																								
e)	<p>Describe following number systems with respect to their base/radix, digits/symbols and its example. (i) Octal number (ii) Hexadecimal number.</p> <p>Ans.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-left: 20px;"> <thead> <tr> <th style="width: 25%;">Binary</th> <th style="width: 15%;">Base/ Radix</th> <th style="width: 40%;">Digits/symbols</th> <th style="width: 20%;">Example</th> </tr> </thead> <tbody> <tr> <td>Octal number</td> <td style="text-align: center;">8</td> <td>0, 1, 2, 3, 4, 5, 6, 7</td> <td style="text-align: center;">(3567.25)₈</td> </tr> <tr> <td>Hexadecimal number</td> <td style="text-align: center;">16</td> <td>0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, f</td> <td style="text-align: center;">(3FA9.56)₁₆</td> </tr> </tbody> </table>	Binary	Base/ Radix	Digits/symbols	Example	Octal number	8	0, 1, 2, 3, 4, 5, 6, 7	(3567.25) ₈	Hexadecimal number	16	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, f	(3FA9.56) ₁₆	<p>4M</p> <p style="margin-top: 20px;">Each 2M</p>																												
Binary	Base/ Radix	Digits/symbols	Example																																							
Octal number	8	0, 1, 2, 3, 4, 5, 6, 7	(3567.25) ₈																																							
Hexadecimal number	16	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, f	(3FA9.56) ₁₆																																							
f)	<p>What is modulus counter? Design MOD-7 counter using IC 7490.</p> <p>Ans. Modulus of a counter. Number of states through which the counter passes during its operation.</p> <p>A flip flop has 02 states. Thus the group of ‘N’ flip flops will have 2ⁿ states. This means it is possible to make a module 2ⁿ counter using ‘n’ flip-flops.</p> <p>However it is desired to have a module m counter the no. of FF’s required is determined by the following equation.</p> $m \leq 2^N$ <p>N – Minimum value of N which satisfies the equation.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-left: 20px;"> <thead> <tr> <th style="width: 15%;">State</th> <th style="width: 10%;">clk</th> <th style="width: 15%;">Q_C</th> <th style="width: 15%;">Q_B</th> <th style="width: 15%;">Q_A</th> </tr> </thead> <tbody> <tr> <td>Initially 1</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> <tr> <td>2</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> </tr> <tr> <td>3</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> <tr> <td>4</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> </tr> <tr> <td>5</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> <tr> <td>6</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> </tr> <tr> <td>7</td> <td style="text-align: center;">↓</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> </tbody> </table>	State	clk	Q _C	Q _B	Q _A	Initially 1	↓	0	0	0	2	↓	0	0	1	3	↓	0	1	0	4	↓	0	1	1	5	↓	1	0	0	6	↓	1	0	1	7	↓	1	1	0	<p>4M</p> <p style="margin-top: 20px;">Explanation 4M</p>
State	clk	Q _C	Q _B	Q _A																																						
Initially 1	↓	0	0	0																																						
2	↓	0	0	1																																						
3	↓	0	1	0																																						
4	↓	0	1	1																																						
5	↓	1	0	0																																						
6	↓	1	0	1																																						
7	↓	1	1	0																																						



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

5.	<p>a) Ans.</p>	<p>Attempt any four: Compare CMOS and TTL Logic families.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 5%;">Sr No.</th> <th style="width: 45%;">Parameters</th> <th style="width: 20%;">TTL</th> <th style="width: 30%;">CMOS</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Basic gates</td> <td>NAND</td> <td>NOR or NAND</td> </tr> <tr> <td>2</td> <td>Fan-in</td> <td>8</td> <td>10</td> </tr> <tr> <td>3</td> <td>Fan-out</td> <td>10</td> <td>>50</td> </tr> <tr> <td>4</td> <td>Power dissipation per gate</td> <td>10mW</td> <td>0.01mW</td> </tr> <tr> <td>5</td> <td>Noise margin (immunity)</td> <td>0.4V good</td> <td>5V (excellent)</td> </tr> <tr> <td>6</td> <td>Propagation delay</td> <td>10 ns</td> <td>70 ns</td> </tr> <tr> <td>7</td> <td>Speed-power product</td> <td>100</td> <td>0.7</td> </tr> <tr> <td>8</td> <td>Clock rate for flip-flop</td> <td>35 MHz</td> <td>10 MHz</td> </tr> <tr> <td>9</td> <td>Available function</td> <td>Very large</td> <td>Large</td> </tr> <tr> <td>10</td> <td>Packing Density</td> <td>Lower</td> <td>Larger</td> </tr> <tr> <td>11</td> <td>Cost</td> <td>Low</td> <td>Very low.</td> </tr> </tbody> </table>	Sr No.	Parameters	TTL	CMOS	1	Basic gates	NAND	NOR or NAND	2	Fan-in	8	10	3	Fan-out	10	>50	4	Power dissipation per gate	10mW	0.01mW	5	Noise margin (immunity)	0.4V good	5V (excellent)	6	Propagation delay	10 ns	70 ns	7	Speed-power product	100	0.7	8	Clock rate for flip-flop	35 MHz	10 MHz	9	Available function	Very large	Large	10	Packing Density	Lower	Larger	11	Cost	Low	Very low.	<p>4x4=16 4M</p> <p style="text-align: center;"><i>Any 4 points</i> 1M each</p>
Sr No.	Parameters	TTL	CMOS																																																
1	Basic gates	NAND	NOR or NAND																																																
2	Fan-in	8	10																																																
3	Fan-out	10	>50																																																
4	Power dissipation per gate	10mW	0.01mW																																																
5	Noise margin (immunity)	0.4V good	5V (excellent)																																																
6	Propagation delay	10 ns	70 ns																																																
7	Speed-power product	100	0.7																																																
8	Clock rate for flip-flop	35 MHz	10 MHz																																																
9	Available function	Very large	Large																																																
10	Packing Density	Lower	Larger																																																
11	Cost	Low	Very low.																																																
	<p>b) Ans.</p>	<p>Draw and explain working of Hex to Binary encoder with truth table.</p> <p>Hexadecimal to Binary Encoder can be constructed by using two octal to binary encoder IC 74148. The lower 8-bits are applied to inputs of IC-1 where as higher 8-bits are applied to inputs of IC-2. The enable inputs are so connected that only one IC is enabled at a time. To achieve this EO of the IC-2 is connected to EI of IC-1. The binary outputs of both these ICs are applied as inputs to IC 74157 which is a Quad 2:1 multiplexer.</p> <p>GS output of IC 74148 is connected to select input of 74157. GS o/p will go low when one of its input is active. The low signal at select</p>	<p>4M</p> <p style="text-align: center;"><i>Explanation</i> 1M</p>																																																



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

input of 74157 will select A input and produce a binary number. But is GS is high then a high signal at the select input of 74157 will select B input and produce the binary output.

Inputs									Outputs				
\overline{EI}	$\overline{I_0}$	$\overline{I_1}$	$\overline{I_2}$	$\overline{I_3}$	$\overline{I_4}$	$\overline{I_5}$	$\overline{I_6}$	$\overline{I_7}$	$\overline{A_2}$	$\overline{A_1}$	$\overline{A_0}$	\overline{GS}	\overline{EO}
1	X	X	X	X	X	X	X	X	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	1	1	1	0	1
0	X	0	1	1	1	1	1	1	1	1	0	0	1
0	X	X	0	1	1	1	1	1	1	0	1	0	1
0	X	X	X	0	1	1	1	1	1	0	0	0	1
0	X	X	X	X	0	1	1	1	0	1	1	0	1
0	X	X	X	X	X	0	1	1	0	0	1	0	1
0	X	X	X	X	X	X	0	1	0	0	0	0	1
0	X	X	X	X	X	X	X	0	0	0	0	0	1

Truth table
1M




Diagram
m
2M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

c)

Explain the operation 3-bit asynchronous counter with diagram.

4M

Ans.

The number of states in 3-bit counter is 8 that require 3 flip-flops and QA, QB and QC are the output of the flip-flops. The output QA of the least significant F/F changes for every clock pulse. This can be achieved by using the T-type F/F with TA=1. The output QB makes a transition from 0-1 or 1-0 whenever QA changes from 1 to 0. Therefore if QA is connected to the clock input of next T-type F/F FF1 with TB=1, QB goes from 1-0. Similarly QC makes a transition whenever QB goes from 1-0 and this is achieved by connecting QB to the clock input of the most significant FF2 and TC=1.

Count sequence + waveform: 2M




Diagram 2M

COUNT-UP Mode			
States	QC	QB	QA
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1




MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333



<p>d) Ans.</p>	<p>Draw labeled block diagram of 74181 ALU.</p> <p>A combinational circuit used for performing ALU operations is as shown:</p> <p>The block diagram of 74181 ALU is as shown. The various inputs and output control lines are:</p> <ol style="list-style-type: none">1. A and B: 4-bit binary data input.2. \bar{C}_n: Carry input.3. \bar{C}_{n+4}: Carry output.4. F: 4-bit Binary data output.5. G: Carry Generate output.6. P: Carry propagate output.7. A = B: Logic 1 on this line indicates A = B. <p>G and P outputs are used when more than one 74181 are cascaded along with 74182 Look ahead Carry Generator circuit to make arithmetic operations faster. Select inputs are used to select the specific operations out of the available.</p> <p>Mode control (M) is used to select between the operations.</p> <ul style="list-style-type: none">❖ M = 0: Arithmetic Operations.❖ M = 1: Logical Operations. <p>\bar{C}_{n+4} is used for subtraction operation which indicates the sign of output. Logic 0 indicates positive result and logic 1 indicates result is negative and in its 2's complement form.</p>	<p>4M</p>
--------------------	---	-----------



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

			<p>Block diagram 4M</p>
	<p>e) Ans.</p>	<p>Draw circuit diagram and explain working principle of dual-slope type ADC. The block diagram of this method is shown in Fig. It has 4 major blocks: an integrator, comparator, a binary counter & a switch driver.</p>	<p>4M Diagram 2M</p>




MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333



Explanation
2M

The conversion process begins at $t = 0$ with the switch S_1 in position 0, hence connecting the analog voltage V_a to the input of the integrator.

$$\text{The integrator output is } V_o = -\frac{1}{\tau} \int_0^t V_a dt = -\frac{V_a}{\tau} t$$

This results in HIGH V_c , thus enabling the AND gate & the clock pulses reach the clock (CK) input terminal of the counter which was initially clear.

The counter counts from 00 ... 00 to 111 ... 11 when $(2^N - 1)$ clock pulses are applied. At the next clock pulse (2^N th) the counter is cleared & Q becomes 1. This controls the state of S_1 which now moves to position 1 at T_1 , thereby connecting $-V_R$ to the input of the integrator. The output of the integrator now starts to move in the positive direction. The counter continues to count until $V_o < 0$. As soon as V_o goes positive at T_2 , V_o goes LOW disabling the AND gate. The counter will stop counting in the absence of the clock pulses.

Advantages:

1. The analog input is independent of R , C and T . thus drifts in any of the components affects T_1 and T_2 in same proportion and ADC output remains unaffected.
2. Dual Slope ADC is capable of rejecting noise and hum.
3. Low cost.
4. Accuracy of ADC can be order of 0.05% suitable for many applications.

Dis-Advantages:

1. The conversion time of this device is more than other ADC.



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

f)	Ans.	<p>Draw proper labeled diagram of parallel in parallel out (4 bit) shift register and explain its working.</p> <div style="text-align: center;"> </div> <p>The four bit binary input A₃- A₀ is applied to the data inputs D₃ to D₀ respectively of the four flip flops. As soon as the negative clock edge is applied the input binary bits will be loaded into the flip flops simultaneously. The loaded bits will appear simultaneously at the output side, only one clock pulse is essential to load all the bits.</p>	<p style="text-align: right;">4M</p> <p style="text-align: right;"><i>Diagram</i> 2M</p> <p style="text-align: right;"><i>Explanation</i> 2M</p>
6.	a)	<p>Attempt any two: Reduce following Boolean expression using laws and theory of Boolean algebra.</p> <div style="background-color: #e0e0e0; padding: 5px; margin-bottom: 5px;"> i) $A + BC = (A + B)(A + C)$. </div> <div style="background-color: #e0e0e0; padding: 5px;"> ii) $Y = (A + \bar{B})(\bar{A} + B)(A + B)$. </div> <p>1. $A + BC = (A + B)(A + C)$ $LHS = (A + B)(A + C)$ $(A + B)(A + C) = A(A + C) + B(A + C)$ $= A.A + AC + AB + AC$ $= A + AC + AB + BC$ $= A(1 + C + B) + BC$ $= A + BC = RHS$</p>	<p style="text-align: right;">8x2=16 8M</p> <p style="text-align: right;">4M</p>



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code:

17333

		<p>2. $Y = (A + \bar{B})(\bar{A} + B)(A + B)$ $= [A(\bar{A} + B) + B(\bar{A} + B)](A + C)$ $= [A.\bar{A} + AB + \bar{A}B + B.B](A + C)$ $= [0 + AB + \bar{A}B + B](A + C)$ $= [B(A + \bar{A}) + B](A + C)$ $= (B.1 + B)(A + C)$ $= (B + B)(A + C)$ $= B(A + C)$</p>	4M																																																																																					
<p>b) Ans.</p>	<p>i) Implement 1 : 16 demultiplexer using 1 : 8 demultiplexer.</p>		<p>4M</p> <p style="margin-top: 20px;">2M <i>Diagram</i></p> <p style="margin-top: 20px;">2M <i>Truth table</i></p>																																																																																					
		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>S₃</th> <th>S₂</th> <th>S₁</th> <th>S₀</th> <th>Selected output</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>Y₀</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Y₁</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>Y₂</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>Y₃</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>Y₄</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>Y₅</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>Y₆</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>Y₇</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>Y₈</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>Y₉</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>Y₁₀</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>Y₁₁</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>Y₁₂</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>Y₁₃</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>Y₁₄</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>Y₁₅</td></tr> </tbody> </table>	S ₃	S ₂	S ₁	S ₀	Selected output	0	0	0	0	Y ₀	0	0	0	1	Y ₁	0	0	1	0	Y ₂	0	0	1	1	Y ₃	0	1	0	0	Y ₄	0	1	0	1	Y ₅	0	1	1	0	Y ₆	0	1	1	1	Y ₇	1	0	0	0	Y ₈	1	0	0	1	Y ₉	1	0	1	0	Y ₁₀	1	0	1	1	Y ₁₁	1	1	0	0	Y ₁₂	1	1	0	1	Y ₁₃	1	1	1	0	Y ₁₄	1	1	1	1	Y ₁₅	
S ₃	S ₂	S ₁	S ₀	Selected output																																																																																				
0	0	0	0	Y ₀																																																																																				
0	0	0	1	Y ₁																																																																																				
0	0	1	0	Y ₂																																																																																				
0	0	1	1	Y ₃																																																																																				
0	1	0	0	Y ₄																																																																																				
0	1	0	1	Y ₅																																																																																				
0	1	1	0	Y ₆																																																																																				
0	1	1	1	Y ₇																																																																																				
1	0	0	0	Y ₈																																																																																				
1	0	0	1	Y ₉																																																																																				
1	0	1	0	Y ₁₀																																																																																				
1	0	1	1	Y ₁₁																																																																																				
1	1	0	0	Y ₁₂																																																																																				
1	1	0	1	Y ₁₃																																																																																				
1	1	1	0	Y ₁₄																																																																																				
1	1	1	1	Y ₁₅																																																																																				



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

<p>b) Ans.</p>	<p>ii) Explain working of full subtractor with circuit diagram.</p> <p>A full subtractor is used for performing multibit subtraction where the borrow from the previous bit position is available. This circuit has three inputs A_n (minuend), B_n (subtrahend) and B_{n-1} (borrow from previous stage) and two outputs Difference (D_n) and Borrow (C_n).</p> <table border="1" style="margin: 10px auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>A_n</th> <th>B_n</th> <th>B_{n-1}</th> <th>Difference D_n</th> <th>Carry C_n</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>For difference output</p> $\therefore D = A \bar{B} \bar{B}_{in} + A \bar{B} B_{in} + A B \bar{B}_{in} + A B B_{in}$ <p>(a) K-map for D</p> </div> <div style="text-align: center;"> <p>For Borrow output</p> $\therefore B_o = \bar{A} B_{in} + \bar{A} B + B B_{in}$ <p>(b) K-map for B_o</p> </div> </div> <p style="text-align: center; margin-top: 10px;">Fig.</p> <p>Simplification for difference output :</p> $ \begin{aligned} D &= \bar{A} \bar{B} \bar{B}_{in} + \bar{A} \bar{B} B_{in} + A \bar{B} \bar{B}_{in} + A \bar{B} B_{in} \\ &= \bar{B}_{in} (\underbrace{\bar{A} \bar{B} + \bar{A} B}_{\text{EX-NOR}}) + B_{in} (\underbrace{\bar{A} B + A B}_{\text{EX-OR}}) \\ \therefore D &= \bar{B}_{in} (\bar{A} \oplus B) + B_{in} (A \oplus B) \end{aligned} $ <p>Let $A \oplus B = C$,</p> $\therefore D = \bar{B}_{in} C + B_{in} C = B_{in} \oplus C$ $\therefore D = B_{in} \oplus A \oplus B$	A_n	B_n	B_{n-1}	Difference D_n	Carry C_n	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	<p>4M</p> <p style="margin-top: 20px;"><i>Explanation</i> 2M</p>
A_n	B_n	B_{n-1}	Difference D_n	Carry C_n																																											
0	0	0	0	0																																											
0	0	1	1	1																																											
0	1	0	1	1																																											
0	1	1	0	1																																											
1	0	0	1	0																																											
1	0	1	0	0																																											
1	1	0	0	0																																											
1	1	1	1	1																																											



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

			<p><i>Diagram m 2M</i></p>																		
c) Ans.	<p>i) Compare synchronous and asynchronous counter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Sr No: .</th> <th style="width: 40%;">Synchronous Counter</th> <th style="width: 50%;">Asynchronous Counter</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1.</td> <td>All flip flops are triggered with same clock.</td> <td>Different clock is applied to different flip flops.</td> </tr> <tr> <td style="text-align: center;">2.</td> <td>It is faster</td> <td>It is slower.</td> </tr> <tr> <td style="text-align: center;">3.</td> <td>Deign is complex.</td> <td>Design is relatively easy.</td> </tr> <tr> <td style="text-align: center;">4.</td> <td>Decoding errors are not present.</td> <td>Decoding errors are present.</td> </tr> <tr> <td style="text-align: center;">5.</td> <td>Any required sequence can be designed.</td> <td>only</td> </tr> </tbody> </table>		Sr No: .	Synchronous Counter	Asynchronous Counter	1.	All flip flops are triggered with same clock.	Different clock is applied to different flip flops.	2.	It is faster	It is slower.	3.	Deign is complex.	Design is relatively easy.	4.	Decoding errors are not present.	Decoding errors are present.	5.	Any required sequence can be designed.	only	<p>2M</p> <p style="text-align: center;"><i>Any 4 points 2M</i></p>
Sr No: .	Synchronous Counter	Asynchronous Counter																			
1.	All flip flops are triggered with same clock.	Different clock is applied to different flip flops.																			
2.	It is faster	It is slower.																			
3.	Deign is complex.	Design is relatively easy.																			
4.	Decoding errors are not present.	Decoding errors are present.																			
5.	Any required sequence can be designed.	only																			
c) Ans.	<p>ii) Design a mod-10 synchronous counter. (Note: other relevant flip flop can be used) Number of desired states = 10 Number of flip flops required = 4 [$2^n = m$] Use JK flip Flop</p>		<p>6M</p> <p style="text-align: center;">6M</p>																		



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

Counter State				Flip flop inputs							
Q3	Q2	Q1	Q0	J0	K0	J1	K1	J2	K2	J3	K3
0	0	0	0	1	X	0	X	0	X	0	X
0	0	0	1	X	1	1	X	0	X	0	X
0	0	1	0	1	X	X	0	0	X	0	X
0	0	1	1	X	1	X	1	1	X	0	X
0	1	0	0	1	X	0	X	X	0	0	X
0	1	0	1	X	1	1	X	X	0	0	X
0	1	1	0	1	X	X	0	X	0	0	X
0	1	1	1	X	1	X	1	X	1	1	X
1	0	0	0	1	X	0	X	0	X	X	0
1	0	0	1	X	1	0	X	0	X	X	1
0	0	0	0								

Draw the k maps for the respective inputs in terms of ouputs

1. J0 = 1

	Q3Q2	Q3 Q2	Q3 Q2	Q3 Q2
Q1Q0	1	1	X	1
Q1 Q0	X	X	X	X
Q1 Q0	X	X	X	X
Q1 Q0	1	1	X	X

2. K0 = 1

	Q3Q2	Q3 Q2	Q3 Q2	Q3 Q2
Q1Q0	X	X	X	X
Q1 Q0	1	1	X	1
Q1 Q0	1	1	X	X
Q1 Q0	X	X	X	X

3. J1= Q0 Q3

	Q3Q2	Q3 Q2	Q3 Q2	Q3 Q2
Q1Q0	0	0	X	0
Q1 Q0	1	1	X	0
Q1 Q0	X	X	X	X
Q1 Q0	X	X	X	X

4. K1= Q0



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

	<u>Q3Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>
<u>Q1Q0</u>	X	X	X	X
<u>Q1 Q0</u>	X	X	X	X
<u>Q1 Q0</u>	1	1	X	X
<u>Q1 Q0</u>	0	0	X	X

5. $J_2 = Q_0Q_1$

	<u>Q3Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>
<u>Q1Q0</u>	0	X	X	0
<u>Q1 Q0</u>	0	X	X	0
<u>Q1 Q0</u>	1	X	X	X
<u>Q1 Q0</u>	0	X	X	X

6. $K_2 = Q_0Q_1$

	<u>Q3Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>
<u>Q1Q0</u>	X	0	X	X
<u>Q1 Q0</u>	X	0	X	X
<u>Q1 Q0</u>	X	1	X	X
<u>Q1 Q0</u>	X	0	X	X

7. $J_3 = Q_0Q_1Q_2$

	<u>Q3Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>
<u>Q1Q0</u>	0	0	X	X
<u>Q1 Q0</u>	0	0	X	X
<u>Q1 Q0</u>	0	1	X	X
<u>Q1 Q0</u>	0	0	X	X

8. $K_3 = Q_0$

	<u>Q3Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>	<u>Q3 Q2</u>
<u>Q1Q0</u>	X	X	X	0
<u>Q1 Q0</u>	X	X	X	1
<u>Q1 Q0</u>	X	X	X	X
<u>Q1 Q0</u>	X	X	X	X



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Digital Techniques

Subject Code: 17333

